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Abstract
Wireless sensor networks are embedded systems which are distributed in their environment
where they cooperate to achieve a common goal. A dense sensor network has the advantage of
a high spatial resolution and can tolerate sensor node losses. Applications of sensor networks
are manifold and can be found in agriculture, building management and national security.
It is generally assumed that sensor nodes have an independent power supply. In most cases
the power is supplied by batteries. In some scenarios it is also feasible for the sensor nodes to
scavenge energy from the environment e.g. solar panels. To achieve the required lifetime it is
necessary that the power consumption is lower then the available energy.erefore, the power
eciency is one of the most important design goals.
e well known andwidely used Berkeley sensor nodes have been designed to have a low power
consumption in sleepmode.e transition times between sleep and activemode have also been
kept to a minimum. us even short sleep mode periods become worthwhile. e Berkeley
sensor nodes are built from standard components.is has allowed many other researchers to
recreate them for their own experiments.
Further reductions in power consumption are possible with custom sensor node SoCs (system-
on-chip). Custom SoCs however are very costly and time consuming to build.us only very
few SoCs are in existence or have been completed.
My dissertation presents a exible design space exploration platform for wireless sensor net-
works and an extensible design ow. e conceived platform enables the fast creation and
evaluation of custom sensor node hard- and soware architectures without developing cus-
tom hardware. One important feature of my platform is that it allows the evaluation of the
computational- and communication domain of a sensor node in respect to power consump-
tion.
In my platform a SoC under evaluation may be connected to arbitrary real or virtual hardware
components.e designer has to decide if real or virtual components must be used depending
on the requirements of the experiment. Certain aspects like wireless communication are dif-
cult to realize in simulation. Oen it is also necessary to carry out measurements with real
components in order to determine simulation model parameters. Simulation has the advan-
tage that many component parameters can be varied quickly.is is especially important for a
design space exploration platform. Another advantage of simulation is that rare or dangerous
events (e.g. res and explosions) can be considered.
Independent of whether a component of a sensor node is simulated or real it is necessary to
assess its energy eciency.e design space exploration platform allows this; for real compo-
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nents by measurement and for virtual components by estimation. However, rst it is necessary
to parametrize the power models. Ultimately, measurements are also required to validate the
simulated results of the entire system.
My design space exploration platform allows the average power consumption of all major com-
ponents (SoC, memories, radio transceiver, and sensors) to be determined. e design space
exploration platform has highly accurate measurement circuits which can be connected to lab-
oratory equipment.e power supply has been optimized for a clean power signal and not for
the highest possible power eciency - unlike a sensor node.
Besides the average power measurements it is also possible to measure the (hardware simu-
lated) SoC cycle accurately. is extraordinary capability allows power measurements on the
microarchitectural level.is is especially important for sensor nodes since more accurate pa-
rameters for the SoC simulation model can be acquired. Even small optimizations in the mi-
croarchitecture are benecial due to the required lifetimes in the range of years.
e power estimations are carried out aer simulation. If powermodel parameters are changed
then it is not necessary to rerun the simulation. us so called “what-if ” style analyses are
feasible within a reasonable time.
e extensible design ow allows the integration of existing simulation- and estimation tools.
e Orinoco platform for example has been integrated to simulate on-chip interconnects. Fur-
thermore, it is possible to integrate custommetrics in a systematic fashion. Special metrics help
to optimize individual hardware components. A cache for example is easier to congure at de-
sign time if the miss rate is broken down into “compulsory”, “conict” and “capacity”. Similar
metrics exist for other hardware components.
My dissertation introduces a central application theme to illustrate various points more con-
cretely. e central application theme is a camera tracking sensor network. It has also been
used in the case studies.
e rst case study presents a sensor node SoC which interfaces with real hardware compo-
nents. Since it is a camera sensor node the design space exploration platform has been extended
with a plugable camera module. e SoC’s microarchitecture is presented and its power con-
sumption has been measured cycle accurately.e results and the conceptual limitations of the
measurement setup are discussed in detail as well as the mathematical underpinnings for the
analysis.
e second case study covers the extensible design ow. First an exemplary metric for the
identication of non-contiguous and frequently repeating instruction sequences is introduced
and analyzed. If frequently executed instruction sequences have been found then it is desirable
to replace them with hardware accelerators. Additionally, my dissertation explains how such
custom metrics can be included into the design ow. First a simple back-on-the-envelope cal-
culation is presented.en an analysis of twomathematical kernels through themetric follows.
In conclusion my design space exploration platform allows the evaluation of arbitrary sensor
node hard- and soware architectures. Especially, the manifold means to assess the power
consumption are important. Existing platforms do not provide hardware reconguration and
power measurement. Furthermore, it is possible to publish architecture specications (in Ver-
ilog or VHDL) so that all researchers which have the design space exploration platform can
follow and reproduce the experiments of their colleagues. e design space exploration plat-
form is build from standard components like the aforementioned Berkeley sensor nodes. Since
the schematics are included in my dissertation it is possible for my platform to reach a similar
distribution. My work provides the foundations and concepts for the systematic exploration
of sensor node SoCs. I hope that other researchers feel encouraged to pick up this interesting
topic.

Zusammenfassung
Drahtlose Sensornetzwerke sind in ihreUmgebung eingebettete Systeme.Die verteilten Sensor-
knoten kooperieren miteinander, um ein gemeinsames Ziel zu erreichen. Durch eine entspre-
chend hohe Anzahl von Sensorknoten kann eine hohe räumliche Auösung und Verfügbarkeit
erzielt werden. Sensornetzwerke eignen sich für zahlreiche und sehr unterschiedliche Anwen-
dungen. Bekannt sind Anwendungen aus der Landwirtscha, dem Gebäudemanagement oder
auch der nationalen Sicherheit.
In den allermeisten Fällen wird eine autonome Energieversorgung angenommen. Dabei kom-
men meist Batterien zum Einsatz, in seltenen Fällen wird auch Energie aus der Umgebung ge-
wonnen, z.B. durch Solarzellen. Um die anvisierte Laufzeit zu erreichen, muss der Energiever-
brauch niedriger sein als die verfügbare Energie.
Eines der wichtigsten Entwurfsziele ist es daher, die Energieezienz zu optimieren. Die be-
kannten und weitverbreiteten Berkeley-Sensorknoten sind auf eine geringe Energieaufnahme
im Schlafzustand optimiert. Auch der Übergang zwischen Schlaf- und Wachzustand ist sehr
kurz. Dadurch rechnen sich bereits sehr kurze Schlantervalle.
Die Berkeley-Sensorknoten sind aus Standardkomponenten zusammengestellt worden. Da-
durch lassen sie sich einfach nachbauen, was auch vielfach geschehen ist. Noch größere Ener-
gieeinsparungen sind durch spezielle Sensorknoten SoCs („System on Chip“) möglich. Die
Umsetzung erfordert jedoch viel Zeit und Geld. Daher gibt es nur wenige, o unvollendete
Sensorknoten SoCs.
In meiner Dissertation wird eine exible Entwurfsraumplattform für drahtlose Sensornetz-
werke vorgestellt. Ein wichtiger Aspekt der Arbeit ist auch der dazugehörige und erweiterbare
„design ow“. Die konzipierte Plattform ermöglicht die schnelle Umsetzung und Bewertung
eigener Sensorknoten- Hard- und Sowarearchitekturen – ohne eigene Hardware zu entwi-
ckeln.
Ein Schwerpunkt meiner Arbeit liegt auf der Beurteilung von Berechnung und Kommunikati-
on in Hinblick auf den Energieverbrauch. Ein Sensorknoten-SoC kann in der Entwurfsraum-
plattform mit beliebigen realen und virtuellen Hardwarebausteinen verbunden werden. Ob
reale oder virtuelle Bausteine zum Einsatz kommen, ist eine Entscheidung, die der Entwurfs-
ingenieur in Einklang mit seinen experimentellen Anforderungen treen muss.
Gewisse Aspekte, wie zum Beispiel die drahtlose Kommunikation, lassen sich o nur unzurei-
chend in einer Simulation nachbilden. Omüssen auchMessungen an realen Bauteilen durch-
geführt werden, um die simulierten Modelle zu parametrisieren. Die Simulation hat den Vor-
teil, dass Bauteilparameter beliebig und schnell variiert werden können. Dies ist besonders für
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eine Entwurfsraumplattform von Vorteil. Ein weiterer Vorteil der Simulation ist, dass auch sel-
tene oder gefährliche Ereignisse (z.B. Explosionen und Feuer) mit einbezogen werden können.
Unabhängig davon, ob ein Bauteil eines Sensorknoten simuliert wird oder real vorhanden ist,
muss es möglich sein die Energieezienz zu beurteilen. Die Entwurfsraumplattform ermög-
licht dies – bei realen Bausteinen durch Messung, in der Simulation durch Schätzung. Wobei
die Energiemodelle erst durch Messungen parametrisiert werden müssen. Letztlich sind Mes-
sungen auch notwendig, um die simulierten Ergebnisse des Gesamtsystems zu validieren.
Meine Entwurfsraumplattform ermöglicht die durchschnittliche Leistungsmessung aller wich-
tigenBausteine (SoC, Speicher, Funk, Sensorik). Sie verfügtüber hochgenaueMessschaltungen,
die mit Labormessgeräten verbunden werden können. Die Stromversorgung ist hinsichtlich ei-
nes sauberen Stromsignals optimiert und nicht hinsichtlich der größtmöglichen Ezienz, wie
dies bei einem Sensorknoten der Fall ist.
Neben der durchschnittlichen Leistungsmessung ist auch eine zyklengenaue Leistungsmessung
am (Hardware simulierten) SoC möglich. Diese außergewöhnliche Fähigkeit erlaubt es auch
Leistungsmessungen auf der Mikroarchitekturebene durchzuführen. Dies ist insbesondere für
Sensorknoten von Vorteil, da sich dadurch genauere Parameter für die Simulationsmodelle des
SoC gewinnen lassen. Selbst kleine Optimierungen der Mikroarchitektur machen sich bezahlt,
da o Laufzeiten von mehreren Jahren für Sensorknoten gefordert werden.
Die Leistungsschätzungen werden nach der Simulation durchgeführt. Wenn die Leistungsmo-
dellparameter geändert werden, kann die Schätzung erneut durchgeführt werden, ohne dass die
Simulation wiederholt werden muss. Dadurch lassen sich sogenannte „what-if “ – Szenarien in
vertretbarer Zeit durchspielen.
Der erweiterbare „design ow“ der Entwurfraumplattform erlaubt es vorhandene Simulations-
und Analyse-Soware zu integrieren. So wurde z.B. die Orinoco - Plattform zur Simulation
von Chip-Verbindungsnetzwerken (Busse) verwendet. Desweiteren lassen sich Berechnungen
eigenerMetriken systematisch integrieren. SpezielleMetriken helfen dabei einzelneHardware-
komponenten gezielt zu optimieren.
Ein Cache zum Beispiel lässt sich viel leichter kongurieren, wenn die „miss“ – Rate in „com-
pulsory“, „conict“ und „capacity“ aufgeschlüsselt ist. Ähnliche Metriken existieren auch für
andere Hardwarekomponenten.
In meiner Dissertation wird ein durchgehendes Anwendungsbeispiel eingeführt, um die be-
sprochenen Sachverhalte anschaulich darzustellen. Es handelt sich dabei um ein Kamera-Sen-
sornetzwerk zur Verfolgung beweglicher Objekte. Das Anwendungsbeispiel wird unter ande-
rem auch in den Fallstudien herangezogen.
In der ersten Fallstudie wird ein Sensorknoten SoC mit realen Bauteilen vorgestellt. Da es sich
um einen Kamerasensorknoten handelt, wird die Entwurfsraumplattform um ein steckbares
Kameramodul erweitert. Im Folgendenwird dieMikroarchitektur des SoC eingeführt. Das SoC
wird auf einem FPGA simuliert, dessen elektrische Leistung zyklengenau gemessen wurde. Die
Ergebnisse werden im Anschluss an die Messung erläutert. Dabei werden auch die grundsätz-
lichen Einschränkungen der Messmethodik diskutiert.
Der Messaufbau und die mathematischen Gleichungen zur Auswertung sind in der Dissertati-
on ausführlich beschrieben.
Die zweite Fallstudie befasst sich mit dem erweiterbaren „design ow“. Zuerst wird eine bei-
spielhae Metrik zur Identikation von nicht zusammenhängenden, o wiederholten Instruk-
tionsfolgen vorgestellt und analysiert. Mit Hilfe der Metrik lassen sich Instruktions-Sequenzen
identizieren, die sich wohlmöglich energiesparend in Hardware-Beschleuniger umwandeln
lassen. Desweiteren wird erläutert, wie eine eigene Metrik sich in den „design ow“ einfügt.
Zur Veranschaulichung wird ein einfaches Rechenbeispiel vorgestellt, dem die Analyse zweier
mathematischer Kernel durch die Metrik folgt.
Zusammenfassend lässt sich festhalten, dass die Entwurfsraumplattform die Beurteilung belie-
biger Sensorknoten Hard- und Sowarearchitekturen ermöglicht. Dabei ist insbesondere die
Beurteilung des Leistungsverbrauchs in vielfältiger Hinsicht möglich. Bisherige Plattformen
bieten nicht die Möglichkeit zur Hardware-Rekonguration und Leistungsmessung.
Desweiteren lassen sich dieArchitektur-Spezikationen (VHDLoderVerilog) elektronisch ver-
breiten, so dass jeder Forscher, der über die Entwurfsraumplattform verfügt, die Experimente
seiner Kollegen nachvollziehen und fortführen kann. Die Entwurfsraumplattform selbst be-
steht aus Standard-Komponenten wie die eingangs angesprochenen Berkeley Sensorknoten.
Da die Schaltpläne in der Dissertation enthalten sind, steht einer ähnlichen Verbreitung der
Entwurfsraumplattform nichts imWeg.
Mit dieser Arbeit wurden folglich die Grundlagen und Konzepte für die systematische Erfor-
schung von Sensorknoten SoCs gelegt. Ich hoe, dass dadurch andere Forscher sich ermutigt
fühlen, diese interessanteematik aufzugreifen.
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1 Introduction
1.1 Introduction and Background
Wireless sensor networks (WSN) are networked computers which are embedded in the envi-
ronment where they sense andmeasure (distributed) phenomena.e sensing in a sensor node
can range from temperature measurement to demanding tasks such as image recognition. Ap-
plications [5] range widely from national security (battleeld monitoring, border control [57],
disastermanagement [22, 21]) to civilian uses in agriculture [142], building- and environmental-
monitoring ([149, 146, 90, 97]- see Figure 1.1).
e task of a sensor network is typically achieved by cooperation among the sensor nodes.e
distributed nature of the network enables tracking applications, increased measurement reso-
lution and propagation of results.e topology of the network may change (frequently) due to
the addition or loss of sensor nodes. SinceWSNsmay be in remote locations, widespread, unat-
tended and large in size it is a necessity that they self-organize and adapt to changing conditions.
Available energy is one of the most important (changing) resources. It determines the quality of
service and availability of aWSN.erefore it is necessary to design the hard- and soware of a
sensor node in such a way that the application requirements are met with the smallest possible
power consumption.
A back on the envelope calculation:
If a (basic) sensor node has to run for one year on a single AAA-battery-cell with a capacity of
750mAh it may not draw more than ≈ 100µW on average:
Iavg = Qt = 750mAh8760h = 85.62µA (1.1)
Pavg = U ⋅ Iavg = 1.2V ⋅ 85.62µA = 102.74µW ≈ 100µW (1.2)
Table 1.1 shows the power consumption of a basic- and advanced sensor nodes.e two classes
of sensor nodes dier in radio bandwidth, processing power and sensing capabilities. It can be
seen that the power consumption varies signicantly.e available power sources - however -
do not.
erefore computation, communication and sensing must be power ecient especially in ad-
vanced sensor nodes.
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Figure 1.1: Deployment of a sensor network at the volcano Tungurahua (Figure a) in central
Ecuador [147]. e sensor nodes (Figure b) measure seismic and infrasonic (low
frequency sound) - signals. Figure (c), shows the architecture of the sensor net-
work: one node supplies a GPS timebase for synchronizing the measurements.e
other sensor nodes use amulti-hop network protocol to forward acquired data to the
(mountain)-gateway.e gateway collects and transmits the node’s data over a long
distance wireless link down to the base station. e researchers there can store and
analyze the incoming data nearly in real time. Traditional measurement equipment
required the researchers to climb up to the mountains and read out memory cards
from a few, expensive measurement stations.e low cost of the sensor nodes allows
the researchers to measure at more locations than had been possible before.e low
power consumption of the sensor nodes requires weekly battery changes. Pictures
are based on[145].
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Device Active PowerConsumption
Standby Power
Consumption
Basic sensor node
500kbit Radio
(CC1100)
40 to 90mW
(−6 to 10dbM) 1.2µW
1 MHz Processor
(MSP430) 440µW 1.5µW
Temperature sensor
(LM75) 924µW 13µW
Advanced
sensor node
2 MBit Radio
(STLC4560) 716mW 36µW
270 MHz Processor
(ARM LPC3141) 122mW 3.8mW
VGA Digital
Image Sensor (MT9V111) 80mW 14µW
Table 1.1: Typical power consumption of dierent radio transceivers, processors and sensors.
e radio transceivers consume the most power (when active) independent of the
sensor node class (basic / advanced). e power consumption varies between the
modes: active and standby. e given estimates can be inuenced if congured dif-
ferently - for example - by changing the bandwidth (radio), frequency (processor) and
image capture rate (image sensor).
e hardware devices shown in the table have a plethora of settings that inuence power con-
sumption:
e radios can be congured for dierent bandwidths, modulationmodes and error correction
algorithms.e digital image sensor can vary the number of pictures captured per second, the
resolution and color depth. e processor can be run with or without memory management
unit and externalmemory. Additionally, the devices oen supportmore than two powermodes
which vary in transition time towards active mode.
us the design space of the run-time congurable hardware settings alone is already vast.
1.2 Design Space Exploration
Table 1.2 shows exemplary (soware driven) simulatorswhich are well known in theWSN-com-
munity.ey are useful for design space exploration of protocols with existing hard- and so-
ware. Currently, they have built-in models of basic sensor nodes.
Eventually, a soware driven simulator needs to be validated in order to assess the soundness
3
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Simulator
Name
Main uses Simulation
model
Scalability Research
Group /
Company
NS-2[2] routing,
protocols
discrete
event
(large)
networks
USC/ISI,
UCB,
Xerox PARC,
LBL
Omnet++[139] routing,
protocols
discrete
event
(large)
networks
Simulcra
Inc.
Avrora[134] bit-level
accurate
sensor node
simulation
discrete
event / cycle
accurate
single node
small
networks
UCLA
PowerTOSSIM
[123, 88]
TinyOS-API
simulator,
rough power
estimates
host native
code
execution
and
performance
counter
single node
small
networks
Harvard
(PowerTOSSIM),
UCB
(TOSSIM)
Table 1.2: Soware simulators that target or support aspects of sensor network simulation:e
network simulators (NS-2/Omnet++) allow the design space of protocols to be ex-
plored. ey abstract away many properties of the underlying hard- and soware
implementation and can therefore provide a faster simulation speed. is helps to
shorten the modeling time. Certain properties of radio channel communication are
supported to increase the realism. Avroramodels only existing hardware but could be
extended to simulate hypothetical devices too. (Power)-TOSSIM is restricted to ap-
plication level simulation. It has simple support for power consumption estimation.
of the results. Especially, the communication performance over a wireless medium is time con-
suming and hard to model accurately. Radio waves propagate in a three-dimensional space
and can be absorbed, reected, experience refraction, diraction and scattering. Additionally,
realistic terrain models are required to match the deployment environment.
Currently, the community lacks advanced tools, methods and data to simulate an entire sensor
network that captures all these aspects in sucient detail. Even if more accurate tools, realistic
terrain- and sensor-node models were available they would - most likely - require (respective)
simulation times due to the scale and complexity of the simulated world. Current simulation
run-times pose already a serious constrain to the exploration of (larger) networks.
4
1.3 Motivation
1.3 Motivation
Experimentation with real sensor nodes is inherently time consuming and dicult to master.
Commercially available sensor nodes1 lower the entrance barrier and enable rst experiments.
Due to the application specic nature and power constrains of sensor nodes it is inevitable to
eventually deviate from standard designs and explore a wider design space. is design space
explorationmay initially be based on soware simulation.
However, to determine the ground truth it is necessary to extend the design space exploration
in a way that allows interaction with the real environment (“hardware-in-the-loop”).
O-the shelve sensor nodes are xed and cannot be easily changed. Extending existing or cre-
ating new hardware for experiments is a time consuming venture which requires sucient re-
sources and special skills.
is thesis introduces a exible and recongurable design space exploration platform for sensor
node hard- and soware which enables “hardware-in-the-loop”-based exploration with power-
consumption feedback of individual components even down to the microarchitectural level.
1.4 Outline
An overview of the thesis outline can be seen in Figure 1.2.
Chapter 2 introduces state-of-the-art related work. Dierent (commercial) sensor node plat-
forms are introduced and their design objectives are discussed. e distinguishing features of
their hard- and soware-architectures are highlighted and put into relation with each other and
the design space exploration platform of this thesis. A special focus is on power-measurement
and -estimation of wireless sensor networks. Furthermore, the challenges of modeling radio
wave propagation are emphasized, so that the reader becomes conscious about the limitations
of communication simulation in wireless sensor networks.
Chapter 3 presents the system vision of a exible design space exploration platform for wireless
sensor networks which is the aim of this thesis. A distinction is made between sensor nodes
for simple (sensing) tasks and advanced sensor nodes which are much more capable and thus
provide a richer design space.en the exemplary and central application theme is introduced:
a camera tracking sensor network application. At the end of the chapter the methodology fol-
lowed within this thesis is laid out.
Chapter 4 provides an overview of the design space of wireless sensor networks.e domains
computation, communication, sensing and power supply are established and then covered sep-
arately. e focus - in this thesis - is on exploring the computation- and communication-
1Most commercially available sensor nodes are not meant for deployment but for research and testing purposes
like every other evaluation board. ose companies usually advertise their services in hard- and soware-
design for (application specic) sensor network applications.
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Figure 1.2: Outline of this thesis
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domain. e computation domain encompasses processing elements and memory. e com-
munication domain is covered more in-depth - in this chapter - since wireless communication
is the distinguishing feature of wireless sensor networks and probably least familiar to the target
audience of this thesis.
Chapter 5 lays out the design ow and localizes the design space exploration platform within it.
Both the design ow and the platform have been conceived in this thesis. An important part of
the design ow is the requirement specication.e chapter outlines the mapping of physical-
and non-physical features on node- and network-level.e design space exploration platform
consists of two parts: a hardware- and the soware driven exploration platform.eir architec-
tures, underlying concepts, algorithms, formal underpinnings and components are presented
in detail. Special attention has been paid to the power-measurement and -estimation capabili-
ties.
In Chapter 6 selected case studies demonstrate how the platform can be utilized to explore the
design space of wireless sensor networks. e central application theme of the system vision
chapter is picked up where appropriate.
Chapter 7 concludes the thesis with a summary and gives an outlook into future challenges.
e following chapter presents the related work and lays the foundation for the later chapters.
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2.1 Introduction
is chapter introduces state-of-the-art related work. It starts with the introduction of cur-
rent commercial and academic sensor node platforms. It covers their so- and hardware-
architectures which is followed by a discussion of simulation environments and their capa-
bilities for design space exploration with a strong focus on power estimation. Aerwards chal-
lenges encountered in modeling and simulating radio communication and their consequences
are discussed. e chapter closes with a presentation of related work in the eld of (cycle)-
accurate power measurement for (sensor node) chips.
In some cases the discussion of related work contains information which I received by personal
email correspondence with the authors. Where necessary I have pointed this out in the relevant
text.
2.2 Background: (Commercial) Sensor Node Platforms
Quite a number of commercial and academic sensor node platforms have been developed. One
of themost inuential sensor node platforms has been developed byDavid Culler’s group at the
University of California, Berkeley.e design rationals of theMica and Telos sensor node series
have been published in [61, 106]. Amajor component of the Berkeley platform is the application
specic operating system: TinyOS [69] and its special programming language nesC [51] as well
as the complementing simulation environment TOSSIM [88].
e technical specications of the hardware- and soware have been [3] open sourced and vari-
ous universities and businesses have created clones of the hard- and soware1.e commercial-
ization has enabled researchers to carry out experiments on a standardized platform without
the design- and production eort associated with developing a hard- and soware platform.
Another well-known (commercial) sensor node platform is the SunSPOT sensor node from
Sun Microsystems. e SunSPOT devices have signicantly more memory and processing
power. ey need more resources compared to the Berkeley nodes in order to run an em-
bedded Java virtual machine called SquawkVM. SquawkVM allows the application designers
1Crossbow Inc. commercialized the designs rst[1]. A Telos sensor node costs around 100 USD (2009) .
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to use a familiar and managed2 programming language in exchange for higher product costs3
and power consumption. erefore, the application domain of the SunSPOT sensor node is
rooted in prototyping of small scale networks.
2.2.1 Design Objectives
David Culler - from UC Berkeley - has broken new grounds with his platform. His design
decisions are based on the assumption of large scale, deeply embedded sensor networks. In
deeply embedded sensor networks common assumptions are that sensor nodes are small in size
and have very limited power, computation- and communication resources. ese limitations
also help to keep the cost of an individual sensor node low, so that large scale deployments
become imaginable.
Deeply embedded sensor node platforms have been built with o-the-shelve hardware compo-
nents and still perform reasonably [106, 72]4.
A drawback of Culler’s platform are its severe hardware constrains which limit the application
design space to tasks satisable with low-bandwidth communication, small memories and little
computational power. Obviously, deeply embedded sensor networks are only one application
scenario.
Sun Microsystems has created a research platform centered around their Java technology to
explore ideas around the “Internet-of-ings”. Sun’s hardware platform is more capable com-
pared to Culler’s but they are both xed in terms of their hardware components. e radio
transceiver, the processor(s) , memories and wiring cannot be changed unless new hardware is
manufactured.e design space exploration is thus constrained to the soware programmable
domain.
e design space exploration platform devised in this thesis supports both: the exploration of the
so- and hardware domain.
Both, Sun’s andCuller’s hardware platform are extensible.e extensibility is limited to the inte-
gration of sensors. Crucial components like memories and the radio transceiver are integrated
on the main board. e platform of this thesis goes further: it has extension ports for (high-
speed) components.us high-bandwidth memories, -sensors (e.g. image sensors) and -radio
transceivers can be interfaced. Additionally, the platform has extensive support5 for extremely
accurate powermeasurement which is not found in the aforementioned standard sensor nodes.
2Java has automatic memory management, array bounds- and pointer checks as a safeguard against program
faults.erefore it can be safely ran on shared hardware without memory protection (unit).
3A SunSPOT-kit with two sensor nodes and a base stations costs 750 USD (2009).
4A few specialized sensor node SoCs have been published but little information is available about their perfor-
mance and usage in real deployments [43, 44, 108, 62]. Due to their tiny size they were referred to as smart
dust [143, 74].
5e components on the board are powered by separate linear regulators, the shunts are in the milliohm range
and of highest precision. Furthermore, the board (layout) has been designed to support cycle accurate power
measurements of the logic chip.
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Figure 2.1: Abstract view on a basic sensor node hardware platform (Figure inspired by [32])
Power consumption feedback is - however - crucial to guide the design space exploration of a
WSN design.
Myplatform is designed to foster the design space exploration of advanced sensor nodes. Advanced
sensor nodes encompass application specic processors [141], hardware accelerators [62, 108],
custom peripheral interfaces and memory hierarchy optimizations [64, 133, 63]. Latter were
carried out in pursuit of this thesis.
Culler built trivial “hardware accelerators” using the peripherals of the microcontroller due
to the lack of custom silicon or re-programmable logic. Despite the limitations he achieved
already signicant reductions in power consumption [61].
I would like to emphasize that my sensor node platform has been conceived as a exible design
space exploration platform for WSN hard- and soware. It is not meant for deployment [38].
2.3 Hardware Architectures of (commercial) Sensor Node
Platforms
2.3.1 Abstract View
Figure 2.1 shows the dierent design domains of a basic sensor node hardware platform. e
controller in the middle connects to the memory- and interface- domain.e storage domain
11
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is necessary to keep data and program code (persistently). For computation one or more pro-
cessors are required. Simple platforms usually have one processor core. Telos for example has
a single core 16 bit-MCU.
More advanced platforms like the SunSPOT (a 32 bit- and an 8 bit MCU) have more than one
core.e SunSPOT has a 32bit core which is responsible for demanding processing tasks.e
8bit core runs the power management algorithms. Besides the cores the SoCs (system-on-
chip) usually have non-volatile ash memory to hold the (boot) program code and low latency
scratchpad memory. Typical SoC peripherals are general purpose timers, watchdog timers and
a power management unit. Latter can enable and disable on-chip functional units and adjust
the clock.
e design space exploration platform of this thesis allows the computational domain to be user-
dened. is enables the design space exploration of novel hardware architectures for sensor
network applications.
2.3.2 Concrete Architectures and their Design Rationales
Mica
Figure 2.2b) shows the concrete hardware architecture of a Mica node from UC Berkeley6.e
three dierent domains computation, storage and interface have been highlighted according to
Figure 2.1. Mica [61]has an 8bit microcontroller as its core processing element [10, 11].e co-
processor’s main purpose is to realize over-the-air re-programming which the bigger processor
cannot do by itself.
A special chip (DS2401) provides a unique hardware identier which is convenient to use but
not strictly necessary. Generally, it is also possible to reserve space in the ash memory to store
an unique identier.
All available input- and output pins (digital and analog) are available at the connector where
the sensor- or programming board plugs in.
e transceiver is on-board and rather primitive. It supports only onemodulation scheme.e
bit-serial interface of the radio transceiver requires the processor to stu every bit over thewires
which limits the achievable data rate to 20 kbps. To relieve the processor from these low-level
tasks and improve performance the authors utilized themicrocontroller peripherals (timer and
buers) to accelerate the radio data transmissions and synchronization.
e raw interface of the radio transceiver puts pressure on the microcontroller. In return the
raw interface oers more freedom in controlling the communication. e bandwidth, encod-
ing, packet size, timing and media access control (MAC) can be tailored to the application
requirements.is may lead to a reduced power consumption.
6Table 8.24 gives a detailed overview of the components and their performance.
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Figure 2.2: Mica-Architecture [61]- designed by Jason Hill and David Culler at the University
of California, Berkeley. e three dierent domains computation, storage and in-
terfaces are highlighted in b) (see also Figure 2.1). Figure a) shows the hardware
device itself. e battery case is on the bottom. e processor is in the middle and
the extension port on the right.
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e raw radio interface oers a wider design space. Standardized communication promises inter-
operability but xes many aspects of radio communication.
For Mica the authors had to be inventive to use the radio transceiver eciently. e hard-
ware driven design space exploration platform of this thesis uses programmable logic. is
allows the designer to dene custom processors, accelerators and radio-interfaces freely. Cus-
tom logic could for example provide a high-level packet interface with buering and automatic
re-transmission to relive the application processor.
e design space exploration platform is not limited to a single radio transceiver. Like sensors
and memory the radio transceivers are extensions.
Telos
Telos [106] is a hardware platform designed by Joseph Polastre and Robert Szewczyk from the
University of California, Berkeley. It can be considered as one of the successors ofMica. Telos is
a more pragmatic design and has been optimized for deployment.e power supply has been
matched to the batteries and connector reliability has been improved as well. e raw radio
interface of Mica oers more freedom than the new radio in Telos.e new radio transceiver -
however - uses less power and its operation ismore reliable. It has built-in hardware accelerators
for symbol detection and bit serialization but cannot achieve the accuracy in synchronization
which had been possible with Mica’s raw radio interface. Another important change concerns
the processor. Telos uses a more powerful 16 bit microcontroller which uses even less power.
Although Telos has seenmany improvements it is less suited as a design space exploration platform
than Mica. An advantage over Mica is that Telos can be reliably used in deployments.
Obviously, it was not the authors goal to design a exible platform to assists design space explo-
ration. ey intended to build a sensor node platform usable for real large scale experiments.
As such the Telos can be considered a milestone.
One of the assumptions underlying the design of Telos is low duty cycling7. Low duty cycling
means that a sensor node sleeps for most of the time and is woken up infrequently to carry out
sensing, signal processing (computation) and communication tasks[72].
e average power can be formulated as:
Pavg = tsl eeping ⋅ Psl eeping + tactive ⋅ Pactive + twaking ⋅ Pwaking (2.1)
Where the total average power is determined by the power consumed while sleeping, waking
or being active. If waking power is negligible the average power can expressed as a function of
the duty cycle:
7is assumption has also had its impact on the design of the TinyOS-operating system which is oen used with
Mica and Telos nodes. It will be covered in a following section.
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Pavg = α ⋅ Pactive + (1 − α) ⋅ Psl eeping (2.2)
Where α represents the duty cycling factor. If we assume that Pactive is 50mW , Psl eeping 10µW
and Pavg 100µW (see Equation 1.2 on page 1) and solve for α:
α = Pavg − Psl eeping
Pactive − Psl eeping Pac t ive≫Ps l e e ping= ≈ Pavg − Psl eepingPactive
α ≈ 100µW − 10µW
50mW
≈ 0.18%
If a sensor node was to run for one year on single AAA-battery cell with a capacity of 750mAh
as in the introductory example on page 1 then the node may only be active for 15.77 hours
throughout the whole year.e Telos node holds two batteries.
e overall design of the Telos has been optimized for low duty cycling according to the authors
[106]: it takes the processor 6µs and the radio up to 580µs to wake up. For comparison: Mica’s
processor and radio take 180µs and 20µs respectively. Surprisingly, the predecessor platformhas
a lower total wake up time. In Telos the wake up time is dominated by the new radio transceiver.
SunSPOT
e SunSPOT platform has been conceived as a Sun Labs research project. e previously
introduced platforms Telos andMica had originated from PhD-projects which have been com-
mercialized. Sun’s interest in selling the nodes is (probably) rooted in the idea of spreading
the platform within the research community and see how their Java technology is leveraged in
novel ways as an embedded systems platform.
e motivation for realizing the platform in the rst place has been the dissatisfaction with
prior platforms. Sun labs aimed to have a platform with improved soware tools and more
capable hardware to research security issues and new protocols in sensor networks (Sun Labs
Flyer: “Turning Vision into Reality”).
SunSPOT - Power Supply, Monitoring and Control (Figure 2.3)
e hardware platform itself has been designed by Robert Alkir who kindly answeredmy ques-
tions by email. A high-level overview which I derived from the schematics is shown in Figure
2.3.e upper right shows the three domains: interfaces, computation and storage. Everything
else in the gure is related to power supply, power consumption monitoring and power-control:
In Mica and Telos only very little circuitry is related to power supply or even management and
none to monitoring.
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Figure 2.3: SunSPOT platform
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e design space exploration platformdeveloped in this thesis has powermeasurement features
which go beyond those of SunSPOT. Every major hardware component has its own regulated
power supply.e power supply has been designed to cause very little power signal noise and
is therefore not necessarily ecient.e power consumption of individual components (logic,
memory, radio, sensor e.g.) can bemeasured separately to obtain a detailed power break-down.
External power measurements are supported by on-board circuitry which interfaces with pro-
fessional laboratory equipment in order to maximize accuracy.
Back to Figure 2.3: the SunSPOT has two voltage regulators which provide three dierent volt-
ages8. e regulators are fed by either a lithium-ion battery or an external source. e LDO-
voltage regulator provides the standby current for the power management processor and the
pseudo SRAMmemory. If the node is active then the memory, application processor and radio
transceiver are powered from an ecient switching regulator. is regulator also manages the
charging of the battery.
At the heart of the powermanagement is a tinymicrocontroller (powermanagement processor)
which measures and monitors the voltages, the battery current and its temperature9. Addition-
ally, it controls the power source switch of the aforementioned pseudo SRAM and the switching
regulator.
SunSPOT - Power Consumption and Efficiency
In active mode the SunSPOT can reach up to ca. 420mW and in deep sleep mode it consumes
around 120 − 130µW [130, 129] which is far more than the Telos which needs 15µW[106]. e
reason is that the SunSPOTkeeps the contents of the pseudo SRAM(512kb) buered - otherwise
it would probably be on par with the Telos. If the memory was not buered then only a few
analog components10 and the power management processor would be active. Latter is only
every 1/256 of a second active according to Robert (power: ca. 0.2µW in sleep and 27µW active
@ 32 kHz - Atmel data-sheet).
us the (sleep) power eciency of the SunSPOT is comparable to the Telos and Mica but its
hardware is much more capable.
One major drawback of power cycling the application processor, radio and (ash) memory
when transitioning to and from deep sleep mode is the prohibitively high wake-up time 11.
erefore it does not pay o to transition frequently between active and deep-sleep mode:
us the concept of low duty cycling underlying the Telos is not realized in the SunSPOT.
8Mica’s architecture (Figure 2.2) has only a single (inecient) voltage regulator and Telos has none at all,
9e temperature sensor is necessary to ensure the battery is never operated in an unstable condition.
10Apart from the buered PSRAM the analog components use most of the standby power.e analog consumers
are: LDO voltage regulator, current monitor diodes, power switch, oscillator, decoupling capacitors, pull-
up/down resistors
11e switching regulator’s control circuits take their time to reach a stable output voltage. A short wake-up time
is also benecial if time synchronization has to be implemented.
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SunSPOT - Exploration of Latency- and Power Improvements
To reduce the latency it would be benecial to power the radio separately and run protocol
maintenance tasks such as routing on a smaller and less power hungry processor. Low data rate
sampling of sensors could also be handled by a smaller processor.
Small processors can also run directly frombatteries. Hence the big application processor could
remain switched o for longer.
e responsibilities of the power management processor could be extended to avoid introduc-
ing new processors into the system.
e hardware driven platform Hyperion of this thesis supports the exploration of heteroge-
neous multi-core architectures without re-spinning hardware chips due to its programmable
hardware chip.
It was mentioned before that the permanent buering of the pseudo SRAM consumes most
energy in the deep sleep mode. e power consumption of the SunSPOT could be further
minimized by using upcoming non-volatile memory technologies such as MRAM (Magneto-
resistive Random Access Memory) for example. e access latency and bandwidth character-
istics are on par with pseudo SRAM but the memory contents are kept even if powered down.
eeia memory extension for the Hyperion platform is equipped with M- and FRAM to
facilitate the exploration of novel memory types. eir wide spread use in sensor nodes is
currently limited by their small capacity and high costs.
SunSPOT - Concluding Remark
e SunSPOT hardware platform is mostly xed. An exception is its sensor board connector
which allows new sensors to be plugged in. Like Telos it uses a narrow band radio transceiver.
e memory and processing resources are abundant when compared to Telos or Mica. Due to
its heterogeneous multi-processor design, the large memory, the powerful application proces-
sor and the power measurement and control capabilities - the SunSPOT sensor node - has a
bigger design space.e Java based soware platform of SunSPOT supports quick prototyping
of soware when existing Java libraries and tools are used. As a platform for deployment it may
perform sub optimal due to the overhead imposed by the Java virtual machine12.e SunSPOT
hardware platform can also be used without Java if necessary.
Hogthrob - A Design Space Exploration Platform
e Hogthrob project aimed to explore the design space of WSN so- and hardware. e ap-
plication was livestock monitoring in farming [140]. e requirements [85] outlined that the
12e (interpreting) Java virtual machine for SunSPOT simulates a hypothetical machine and requires more CPU
cycles and memory than natively compiled code.
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Figure 2.4: Hogthrob hardware platform -e computational part (middle) consists of an AT-
Megamicrocontroller and an FPGA.A bus switch controls whether the FPGAor the
microcontroller has access to the external radio board. Only themicrocontroller has
access to the external sensor board. e ash memory on the top is connected to
the FPGA.e picture on the top right shows a photograph of the Hogthrob board
with a radio module plugged in.e architectural gure and the photo are based on
[84].
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battery powermust last for 6months, that the hardwaremust have a small form factor (ear-tag)
and be robust and cost as little as possible.e research project was conducted by the following
parties:
• Department of Informatics and Mathematical Modeling (IMM) - Technical University
of Denmark
• Department of Computer Science - University of Copenhagen (DIKU)
• e Royal Veterinary and Agricultural University of Denmark (KVL)
• National Committee for Pig Production (NCPP)
• IO Technologies
e project started inMay 2004 and ended in 2007. IOTechnologies developed a hardware pro-
grammable exploration platform (see Figure2.4). Like Hyperion the radio and sensor modules
are plugable.
ere is no additional memory on board except for the on-chip SRAM inside the microcon-
troller and the FPGA. A possible explanation is that the objective was to explore basic sensor
nodes for the aforementioned cost sensitive animal monitoring application.
e hardware driven design space exploration platformHyperion which has been conceived in
this thesis can also target advanced sensor nodes. A major dierence between the Hyperion-
and Hogthrob-platform is that Hyperion has extensive on-board circuitry for accurate power
measurements.e powermeasurement supports all major components: hardware logic, radio
transceivers, memories and sensors. ForHyperion the powermeasurement capabilities have been
a major reason to engineer a custom board in the rst place.
e Hogthrob hardware platform could have been realized with a standard FPGA board and
(custom) daughter boards for sensing and communication. A description of the hardware can
be found in the Hogthrob manual [84] or in in this publication [140].
Although a lot of engineering eort had been invested into the platform it was not used for de-
sign space exploration or deployment.is has been conrmed byMartin Leopold andMarcus
Chang via email. Nonetheless, the project contributed an interesting performance estimation
methodology which is discussed on page 32.
2.4 Software Architectures of (commercial) Sensor Node
Platforms
Before the appearance of sensor nodes microcontroller based embedded systems were pro-
grammed in hand-written assembler code or C-dialects to cope with the severe resource con-
strains and specialties of embedded systems13. e sensor network community has generated
13In industry this is still common practice.
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a series of alternative approaches. Partly, because many of the researchers have a computer
science background and enjoy building new systems from scratch but also due to the special
requirements found in sensor networks. Unlike many other embedded systems it is not un-
common for sensor nodes to communicate over radio, require online soware updates, have
an energy dependent lifetime and be programmed by researchers from various disciplines to
carry out scientic experiments.
In the following section three dierent soware architectures of sensor network operating sys-
tems are introduced and compared.ey have been chosen because each of them has a distinct
point in the design space:
eir run time models provide dierent possibilities for simulation and therefore power esti-
mation techniques (see section 2.7 on page 42). e dierent soware architectures and their
underlying run timemodels may be worthy targets for hardware acceleration.ey are respon-
sible for the integration of HW/SW-components their run-time adaptation, reconguration,
the task mapping and scheduling.
2.4.1 Overview
In the following section the architectural features of the soware platforms: SOS (from UC-
Los Angeles), TinyOS (from UC-Berkeley), Contiki (from the Swedish Institute of Computer
Science) and the Squawk Virtual Machine (from Sun Research) are introduced:
• TinyOS is oen cited in WSN publications due to its novel design and optimization to-
wards deeply embedded sensor nodes.
• e main focus of the SOS authors was to prove that even basic sensor nodes can aord
run time reconguration and management of soware modules.
• Contiki has taken a pragmatic approach and has a wide set of modules which covermany
use cases. Its exibility combined with an Internet protocol stack have lead to industry
adoption where Contiki is used as a general purpose embedded operating system.
• e Squawk virtual machine enables Java applications to run on the SunSPOT sensor
node (see page 15). is lowers the entry barrier for those who prefer Java (excellent
tools, huge community) but entails non-negligible overheads in latency, memory-space
and processing power.
Software Architectures
A TinyOS [87, 69] system is assembled from a set of (ne-grained) reusable soware compo-
nents14 at design time.e assembly is compiled according to a wiring specication.
TinyOS can be considered as an application specic operating system.
14One intrinsic component is the event-scheduler.
21
RelatedWork
Figure 2.5:e gure shows the layered architecture of the SOS operating system from the Uni-
versity of California, Los Angeles. e system can be divided into two main parts:
1) the set of dynamically loaded modules and 2) the static operating system image.
Latter provides kernel- and device driver-services and encapsulates the hardware
access. e modules enter the kernel through the function pointer control block.
eir execution is controlled by the event scheduler. e modules may implement
libraries and application functionality. A distinctive feature of SOS is the extensive
run time support for module loading, updating and management. e dynamic
memory management - for example - has a notion of ownership and limited sup-
port for garbage collection to facilitate dynamicmemory usage amongmodules.e
gure is based on [29].
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During the assembly process all referenced sowaremodules are combined into a single source
le. is source le is subject to whole program analysis and optimization by the compiler.
Small functions are inlined which saves code space and increases performance15. Unused func-
tions are completely eliminated.us TinyOS yields the smallest possible system code size. A
drawback is that it does not support code sharing among run time loaded modules.
Memory allocation is generally static in TinyOS.is prevents memory fragmentation and al-
location failures. Static memory allocation also benets compiler code generation and checks.
TinyOS probably has the smallest working memory footprint due to the whole system opti-
mization and customization.
TinyOS [54] has a 3-layer hardware abstraction layer which caters for performance and porta-
bility: the rst layer (HPL = Hardware Presentation Layer) deals with the low level access to
memory- or port mapped hardware interfaces and is used by the device drivers in the second
layer.
e second layer (HAL = Hardware Adaptation Layer) encapsulates the devices, arbitrates the
access, manages the conguration, maintains device state machines and is power-aware.
An example: on platforms with low transition costs between sleep- and active-mode the sched-
uler puts the system aggressively into sleepmode. If the transition costs are higher the scheduler
only transitions the system to sleep mode if no outstanding tasks are queued up for the near
future.
e third layer (HIL = Hardware Interface layer) implements hardware independent interfaces
(not tailored to a specic device) for cross-platform application components. HIL functional-
ity may partially be implemented in soware depending on the capabilities of the underlying
hardware. Due to the higher abstraction it is likely that not all features of the underlying device
are accessible.
An SOS system [53, 29] (see Figure 2.5) consists of a kernel image plus a set of one or more
dynamically loadedmodules.e static system image facilitates code sharing and hosts kernel-
and device driver-services. It also encapsulates the hardware access. e dynamically loaded
modules run on top of the system image.ey enter the kernel through a jump table (function
pointer control block).
e modularization concept of SOS allows incremental soware updates. is saves energy if
updates are conducted frequently [53].
Contiki [40] has a xed core with a program loader and (optional) libraries which are com-
bined into a static system image. e static system image can be extended with dynamically
loadable modules [39] - like in SOS.e kernel does not provide a hardware abstraction layer
[40]. e application and device drivers must therefore interface directly with the hardware.
Consequently, there is no (system-dened) power management support in the Contiki core.
15Very small functions may suer from a high overhead in code size due to the obligatory function pro- and
epilogue.e TinyOS programming model suggests many small functions.
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e Squawk virtual machine [129, 130]implements an interpreting Java virtual machine and
does not require an underlying operating system.e system consists of a bytecode interpreter,
program loader, (bytecode) verier, a transformer (bytecode optimizer), garbage collector and
class libraries. e authors of Squawk (for the hardware platform please see pages 15 ) have
adapted the virtual machine to the special requirements of sensor nodes:
Squawk has an optimized program format called suites. Suites use a denser bytecode format
than the one used in the standard virtual machine. ey are also executable-in-place which
leads to a reduced memory footprint.
e thread scheduler in Squawk attempts to save power by switching the system into shallow-
or deep-sleep mode whenever possible. Both modes vary in power consumption and wake up
time. An application may override the schedulers sleep policy.
A rather unique feature of Squawk is the ability to support multiple isolated applications on a
single node. An application state can be frozen and transferred over the network for debugging
purposes or change of location.
e benets of running in a managed environment (virtual machine) comes at a high cost for
Squawk:
e virtual machine requires a powerful and expensive hardware platform to get up and run-
ning (please see the table on page 167 for a comparison). Another serious drawback of the
Squawk virtual machine is the interrupt latency which is lowest on an idle system and can reach
up to 13 milliseconds if a garbage collection occurs (100kb heap). Surprisingly, the Squawk-VM
does not implement real time scheduling and garbage collection.e Java community has stan-
dards and implementations for both.
Squawk can run on a PC platform since it is written in the portable Java language. On a PC a
few hardware sensors are available in simulation but no power consumption simulation.
TinyOS has its own simulator (Power)-TOSSIM [123, 88]. (Power)-TOSSIM substitutes hard-
ware specic components for simulated components and oers power estimation support (see
page 46). ere is no specic (power) simulator for SOS but the Avrora full system simulator
[134] is capable of running SOS and TinyOS systems. Avrora has a built-in power model for
several common sensor node hardware components [81] (see page 43).
2.4.2 Execution and CommunicationModels
All four run time platforms (TinyOS, SOS, Contiki, Squawk [53, 29, 129, 69, 87, 54]) have their
own execution- and communication models:
Squawk and Contiki (latter with an optional addition) support the traditional thread program-
ming model. To keep the implementation simple it is not possible to preempt the Squawk
system code. Interrupts in Squawk are polled from the main event loop.
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Contiki runs always with interrupts enabled and provides preemptive thread switching which
makes it suitable for real time applications.
In TinyOS interrupts may issue asynchronous function calls. In the TinyOS terminology they
are referred to as tasks. Tasks in TinyOS run to completion and can only be temporarily pre-
empted by interrupts.e division in short running, time critical interrupt handlers and longer
running, non-critical tasks is the way TinyOS tries to ensure a responsive system behavior.
Conceptually - however - there is no hard guarantee for real-time responsiveness in TinyOS.
In SOS the kernel dispatches events posted by interrupt handlers or modules to the respective
module event handlers.e scheduler dequeues events from either the default or the prioritized
FIFO-queue.
us SOS can distinguish between critical and non-critical events but has no preemptive task
scheduling16 and is therefore not real time capable.
In SOS the inter-module communication can either be asynchronous or synchronous. Syn-
chronous communication is realized by function calls. Contiki supports asynchronous mes-
sage passing and synchronous communication between processes by scheduling them syn-
chronously.
In TinyOS inter-module communication is realized by function calls which may post tasks to a
systemwide FIFOqueue.is is usually done for long(er) running operations. Task completion
is signaled over asynchronous callbacks. TinyOS does not support asynchronousmessage pass-
ing like Squawk. In Squawk synchronous inter-module communication is realized by function
calls like in TinyOS.
2.4.3 Componentization
TinyOS uses the NesC programming language [51] which knows two constructs: modules and
congurations:
Modules contain components which consist of code, data and and interface specications. A
TinyOS component provides interfaces for its users and species those it needs. Interfaces in
TinyOS are bi-directional.
A TinyOS conguration encompasses a design time component wiring specication.e com-
position of components is aligned with the TinyOS concurrency model. Race conditions in
component congurations are reported by the compiler - granted that the individual compo-
nent specications are correct.
Both, SOS and Contiki support run time loadable (binary) modules [39, 29] but they do not
have a formal component model like TinyOS.e dynamic loading and unloading of (binary)
modules - in SOS and Contiki - may cause various fault conditions. erefore the SOS run
16SOS uses cooperativemulti-tasking.
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time has link-time type checks, supervises message delivery and tracks dynamically allocated
memory resources to prevent the manifestation of errors.
Squawk is based on Java which supports source code level interface specications like NesC.
Additionally, Squawk supports binary application modules (called suites).ey have a binary
format and are run time loadable. Suites in Squawk, can be digitally signed for increased trust-
worthiness.
Apart from the obvious engineering advantages of component based systems they also facilitate
novel ways of power simulation. In TinyOS - for example - the hardware specic components
can be substituted with mock-ups which simulate the hardware functionality on a personal
computer ( [88, 123] see page 46).
Generally, it can be noted that the well dened boundaries of components lend themselves to a
per-component power break-down in simulation (power estimation) and prototypes (measure-
ment).
2.5 Model based Power-Analysis and Estimation
e design space exploration of a sensor node platform (hardware and soware) requires a
careful power consumption analysis. It is crucial that the designer understands the power costs
incurred in all components. A power break-down into hardware components can be obtained
by estimation (see section 2.7 or 2.8) -measurement.
e power consumption exhibited by an applicationmay be hard to follow even when a break-
down by hardware component is available. Quanto is a concept from UC Berkeley and will be
introduced in the following section. In Quanto soware may use labels to track power con-
sumption on a high level.
e Hogthrob project from Denmark uses per component power consumption- and applica-
tion specic-utilization data to predict the performance of an application on another platform.
Its analytic model will be introduced aer Quanto.
2.5.1 Quanto
In [48] Rodrigo Fonseca (UC Berkeley) and his colleges from Stanford describe an energy pro-
ling methodology called Quanto which works on the node- and network level. A major moti-
vation - according to the authors - was to discover “energy-leaks” occurring during deployment.
In a prior deployment [136] (logging environmental data in redwood trees) the authors had no-
ticed that 15% of the nodes failed within a week; while the remaining ones kept running for
months.e exact cause could not be determined in the aermath.
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Figure 2.6: Activity labels -e soware designer can associate high-level tasks with activity
labels such as sensing and sending/storing. e activity-log can later on be com-
bined with the power-log to map consumed time and power to specic activities.
is activity power break-down is necessary to identify complex system behavior
more easily. In this example the activity sensing on Node A is followed by activity
sending/storing which extends to Node B.e so called proxy-activity on Node B
is attributed to Node A’s sending/storing activity aer the activity label has been
retrieved from the received packet.
27
RelatedWork
Conceptual Energy Break-Down
Quanto collects time stamped power measurements along with their corresponding activity
type. is data is later on used to estimate the power consumption of each power state for
every hardware component.e assignment of activities is necessary to disambiguate the total
power consumption on the application level.
e so called activity labels must be attached to data structures. Examples are job queues and
network packets. Latter lets Quanto extend the power tracking to the network-level.e receiv-
ing nodes attribute the power consumption caused by an incoming packet to the activity spec-
ied in the attached label. Even the energy which had been necessary to receive the incoming
packet is considered. Activities whose attributionmust be deferred are so called proxy-activities
(see Figure 2.6).
In Quanto the application designer models the assignment of activity labels as needed. e
underlying operating system17 is responsible for the correct propagation of activity labels. e
authors identied four cases where propagation is necessary:
• activity across devices (CPU runs code which controls the radio)
• activity across nodes (packets are labeled with activity- and node identier)
• bind proxy activities (deferred attribution of energy/time - see Figure 2.6)
• following activities over (time) / interleaved execution ow within the operating system
e activity labeling, forwarding and logging of Quanto is intrusive. It requires changes to the
underlying operating system and to (existing) applications. e logging requires CPU time,
memory (for additional code- and data) and therefore consumes additional energy during de-
ployment18. For the tested (trivial) application the Quanto power proler was responsible for
71% of the CPU active time. It remains to be seen how Quanto performs in non-trivial applica-
tions since all benchmarks in the publication had beenmicro-benchmarks.
In this thesis a similar methodology has been developed: the full system (application and
system-soware) may be broken-down into categories (similar to activities). Categories may be
routing and signal processing for example. Unlike Quanto categories are tracked along the call
chain. Upon function entry a new categorymay become active which would lead to a restora-
tion of the prior category (state) upon return. Quanto lacks the exibility of hierarchical track-
ing19. It overrides an active activity unless the state is preserved within a data structure. us
state recovery - in Quanto - must be done explicitly by annotating data structures like radio
packets with activity labels.
17In this case the operating system is TinyOS.
18Radio power must be added if the log is transmitted wirelessly.
19Hierarchy allows amuch greater degree of freedom inmodeling. Quanto could not take this approach because it
runs on low-end sensor nodes (hardware constrains) andmust not use toomuchof the sparse system resources.
is is especially true if Quanto has to prole the network during a (potentially) long running deployment.
Quanto’s activity overriding policy may be a good t for the specic run-time model of TinyOS (on page 24)
which is the operating system the authors had extended.
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Data structure annotations are intrusive but they also let Quanto track activities across sensor
nodes.
In this thesis a single activity cannot be tracked across nodes but categoriesmay be chosen in a
way which allows the identication of external stimuli. Unlike Quanto my scheme allows each
node to have dierent categories since the mapping of categories to application- and system
functions is not part of the application / system source code but separated out in a machine
readable specication le.
us compared to Quanto my scheme does not require source code changes.
Obviously, Quanto’s and my methodology have dierent design objectives and constrains.
Quanto is an online proling methodology for basic sensor nodes which allows the designer to
analyze the power consumption behavior of the network aer deployment. My work is focused
on the design space exploration of (advanced) sensor nodes.
Both platforms can assess the power consumption of individual components. e Hyperion
hardware platformcanmeasure the individual power consumption of each component. Quanto
requires only that the total power consumption is measured. Aer a sucient run time Quanto
estimates the individual power consumption.
Power Estimation in Quanto
As mentioned before: Quanto relies only on total system power measurement to estimate the
power consumption of each component.e power measurement setup of Quanto is based on
iCount [42] and is covered separately in section 2.7.
e underling assumption in Quanto is that each hardware component has a xed number of
observable power states with a constant power draw.
Even seemingly small and simple components like an ultra-low power radio transceiver or a
microcontroller already exhibit a large number of power modes: the microcontroller in [48]
for example, has 16 power modes (e.g. CPU 6 modes, D/A-converter 3 modes) which may be
combined to even more power states.
Quanto tracks the energy △E and time spent △t in the power states i=0..n. For every (stable)
interval Quanto generates a linear equation of the form:
△E =△t n∑
i=0αipi (2.3)
e binary variable αi encodes the i-th power state (on / o) and pi is the corresponding power
draw.e assumption is that aer a suciently long run time Quanto has enough equations to
determine the unknown power draw of each hardware component20.
20e attribution to the previously covered activities is a separate step and unrelated to the power estimation itself.
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In their publication [48] the authors formulate a multivariate regression equation and solve it
using the ordinary least squares (OLS) technique. In [48] the regression problem is neither over-
nor under-determined21.e regression equation can be written as:
Y⃗ = f (X , β⃗)
Yi =β0 + β1xi1 + β2xi2 + ... + β jxi j + ... + βpxip + εi , ⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
i = 0..n #equations
j = 0..p #variables
n = p ∶ in Quanto
where, the x are the independent variables (power modes), β the unknown parameters (power
draw), Yi the dependent variables (total power measured) and ε the error-term. For a multivari-
ate formulation we need the following vectors and matrices:
Y⃗ =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
Y1
Y2⋮
Yi⋮
Yn
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
, X =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
x11 x12 ⋯ x1 j ⋯ x1p
x21 x22 ⋯ x2 j ⋯ x2p⋮ ⋮ ⋱ ⋱ ⋮
xi1 xi2 . . . xi j ⋯ xip⋮ ⋮ ⋱ ⋱ ⋮
xn1 xn2 ⋯ xn j ⋯ xnp
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
,
Ð→
β =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
β0
β1⋮
β j⋮
βp
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
, Ð→ε =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
ε0
ε1⋮
εi⋮
εn
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
(X is also called the design matrix. )
Now, the regression equation can be written as:
Ð→Y = XÐ→β +Ð→ε
Using a least-square estimator
Ð→
b for
Ð→
β the equation becomes:
Ð→Y = XÐ→b +Ð→r = ̂⃗Y +Ð→r (2.4)
where Ð→r is the residual Ð→r = Ð→Y − ̂⃗Y . If the residuals sum of squares is minimized using the
method of least squares then the solution is
Ð→
b =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
b0
b1⋮
b j⋮
bp
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
= (XTX)−1XTÐ→Y
21e number of unknown variables and equations is always the same because the authors average all measure-
ments for each power state.e assumption is of course that sucient measurements have been carried out.
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In their publication the authors suggest that quantization eects are bigger for short time in-
tervals △t and little energy consumption△E. is variance of the error22 in the observations
(power measurements) can be accounted for in the weighted least squares approach. e au-
thors suggest a weight (approximation) of w j =√E jt j. Where E j and t j are the average energy
and time consumed in a power state j.
e weight matrix is:
W =
⎛⎜⎜⎜⎜⎜⎜⎜⎜⎝
w1 0 ⋯ 0 ⋯ 0
0 w2 ⋯ 0 ⋯ 0⋮ ⋮ ⋱ ⋱ ⋮
0 0 . . . w j ⋯ 0⋮ ⋮ ⋱ ⋱ ⋮
0 0 ⋯ 0 ⋯ xp
⎞⎟⎟⎟⎟⎟⎟⎟⎟⎠
Which gives us a weighted least squares solution:
Ð→
b = (XTWX)−1XTWÐ→Y
e authors did not discuss whether the weighting increased the accuracy. e results given
in the publication did not use weights. Nevertheless, the results which had been obtained for
a trivial application (lighting three dierent LEDs!) are a quite accurate estimation of the real
power consumption.
e methodology provides a break-down into total component power consumption and also
per activity. Activities may span multiple hardware components over a prolonged time.
Quanto is a promising approach for run time power proling of basic sensor nodes.
e assumption that (all) hardware-state changes are observable and exhibit a constant power
draw is dicult to maintain for advanced sensor nodes. Non-trivial, power ecient processors
dynamically adapt to temperature constrains [89] and their workloads. David Albonesi - for
example - presented a publication [7] which looks into automatic (ne-grained) tuning of mi-
croprocessor resources such as queues and caches. Commercial processors like [82] already
gate more than 50% of their latches dynamically.
Another crucial pre-condition - pointed out by the authors - is that the component power draw
must result into linearly independent equations.is requires that two hardware components
may not always switch simultaneously during proling.
22e errors must still be uncorrelated.
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Name Type Example
ÐÐ→MVe Energy (consumption) system vector ÐÐ→MVe=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
eactive
eidle
eadc
etx
⎤⎥⎥⎥⎥⎥⎥⎥⎦
ÐÐ→MVt Execution-time system vector ÐÐ→MVt=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
tactive
tidle
tadc
ttx
⎤⎥⎥⎥⎥⎥⎥⎥⎦
Ð→AV Application vector (utilization of system primitives) Ð→AV=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
active
idle
adc
tx
⎤⎥⎥⎥⎥⎥⎥⎥⎦
Ð→C CPU time needed by peripherals Ð→C = [ CadcCtx ]
Table 2.1: System and architecture characterization vectors of the vector power estimation
method.
ÐÐ→MV stands for “mote”-vector - a dierent term for sensor node commonly
used in the community.
2.5.2 Vector based Power EstimationMethodology
In his PhD thesis [85] and in [86] Martin Leopold (the research had been done under aegis of
the Hogthrob project, see page 18) applied the concepts of a performance analysis technique
[116] to a basic sensor node model (a microcontroller with A/D-converter plus narrow-band
radio transceiver).e key idea is to characterize the system and the application independently.
is allows an application vector to be mapped to dierent architectures in order to obtain
performance estimates without running experiments or simulations.
Martin and his co-authors introduce the system- and application-characterization vectors which
are shown in Table 2.1.
e energy and execution-time of a sensor node can then be expressed as:



Energy =
ÐÐ→MVe ⋅Ð→AV
ExecutionTime =
ÐÐ→MVt ⋅Ð→AV
Table 2.2: Energy and execution time can be derived if the system- and application vectors are
given
For
ÐÐ→MVe andÐÐ→MVtmicro-benchmarksmust be devised thatmeasure the energy and time needed
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for certain primitive operations (e.g. sending, receiving, sampling, processing). For a simple
node these operations can be CPU active, CPU idle, transmit (tx) or A/D-conversions (adc).
Micro-benchmarks must be carried out to obtain these system vector components:
ÐÐ→MVe[eactive]
. . .
ÐÐ→MVe[etx] and ÐÐ→MVt[tactive] . . . ÐÐ→MVt[ttx]. Additionally - the CPU time (Ð→C [X]) required
by CPU dependent operations (adc/tx in this example) - must be measured so that it can be
factored out later on. Here,
Ð→C [adc] and Ð→C [tx] represent the CPU-time required to issue a
single A/D-conversion or packet transmission.
Martin introduces the following vectors and matrices to determine the application vector
Ð→AV
(see the table on the next page) :e application trace vector
Ð→
T is generated from an application
sampled over a ∆t and records the time spent in certain states (see the example vector of
Ð→
T ). A
multiplication with the architecture matrix AM results in a preliminary
Ð→
TT (total) time-vector
where the CPU time of the peripherals is not yet factored out.
In the example it is assumed that an A/D-conversion and a transmit do not happen simulta-
neously23. Furthermore it is assumed that the time taken in states with A/D-conversion and
a transmit have an equal time share. us some of the matrix elements in AM are 12 - in the
example - to account for such a (specic) architecture.
e CPUmatrix exists - as mentioned before - to subtract the CPU usage of other components
(e.g. soware driver CPU overhead to control A/D-conversion or issue a transmission) from
the (CPU) active vector element since it is not independent in this example. us the product
of (AM × T) (=preliminary Ð→TT vector) with the CPU matrix yields the nal Ð→TT vector where
the (total) active element only represents the time spent for processing, and not for controlling
peripherals.is distinction is necessary to map the application vector to architectures where
no or a dierent CPU time is necessary to drive those peripherals.
e
Ð→AV (application vector) is then derived by dividing the Ð→TT elements entrywise with the
execution-time system vector
ÐÐ→MVt elements to obtain the frequency of the system primitives in
the application (see Equation 2.5).
'
&
$
%
Ð→
TT =CPU × (AM ×Ð→T)Ð→AV =Ð→TT ◇ÐÐ→MVt−1 (a)= (CPU × (AM ×Ð→T)) ◇ÐÐ→MVt−1 (2.5)
a)Hadamard multiplication = entrywise product
e energy can be derived from the equation
ÐÐ→MVe ⋅ Ð→AV introduced on the facing page. e
power consumption would subsequently be
23Due to a shared bus for example.
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Name Type Example
Ð→
T Trace Vector
Ð→
T =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
active
idle
adc
tx
adc& tx
active& adc
active& tx
active& adc& tx
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
AM Architecture Matrix AM =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
1 0 0 0 0 1 1 1
0 1 0 0 0 0 0 0
0 0 1 0 12 1 0
1
2
0 0 0 1 12 0 1
1
2
⎤⎥⎥⎥⎥⎥⎥⎥⎦
CPU CPUMatrix CPU =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 0 −( 1ÐÐ→MVt[tadc] ⋅Ð→C [adc]) −( 1ÐÐ→MVt[ttx] ⋅Ð→C [tx])
0 1 0 0
0 0 1 0
0 0 0 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
a)
Ð→
TT Total Time Vector
Ð→
TT =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
total active
total idle
total adc
total tx
⎤⎥⎥⎥⎥⎥⎥⎥⎦
a) −( 1ÐÐ→
MVt[X] ⋅Ð→C [X])e peripherals time is divided byÐÐ→MVt[X] (time for a single operation X) which yields the
frequency of the operation. en
Ð→C [X] - the CPU-time necessary for operation X - is multiplied. e result is
the amount of CPU-time needed by a certain system component, e.g. A/D-converter or radio. Marcus Chang a
co-author kindly claried this.
Table 2.3: Description of the vectors and matrices introduced by the vector performance esti-
mation method
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Figure 2.7: Energy eciency of SunSPOT’s switching regulator. An example of a non-linear
hardware component. Source: Linear Technology LTC3455/LTC3455-1 [31]
ﬀ



P = Energy
Time
= ÐÐ→MVe ⋅Ð→AVÐÐ→MVt ⋅Ð→AV (2.6)
where
ÐÐ→MVe and ÐÐ→MVt can be vectors from an architecture of interest. Equation 2.6 has been
derived in this thesis.
e diculty in the vector methodology is to nd appropriate micro-benchmarks for system
primitives and traces which suciently represent the chosen workload(s). A more accurate
model needs also to consider the transition time and power costs when components change
their state (e.g. various power states in a microcontroller).e crucial point - however - is that
the model is linear and the real world oen is not:
e SunSPOT introduced on page 15 - for example - uses a switching regulator for power supply.
Figure 2.7 shows the power loss of the two regulated outputs for a given load (logarithmic scale).
It is obvious that the relation between load and power consumption (loss) is highly non-linear
in this case. Another example - given by the author(s) - is that the CPU performance is also
linearly mapped which may be problematic in some cases. e methodology certainly has its
place but it remains to be seen how andwhere it can be applied successfully to non-trivial sensor
nodes.
Furthermore, a break-down of a state-event trace is required to compute the utilization of in-
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dividual system components which may be dicult or impossible to achieve as well24.
In this thesis the power consumption break-down is either obtained by measurement with the
hardware driven design space exploration platform or by estimation in the soware driven
platform.
24e example presented earlier assumed that either a radio transmission or an A/D-conversion can be carried
out because of a shared bus. Furthermore, an assumption -made in the architecturematrix - is that both events
are equally likely which may not be the case.
36
2.6 Challenges in Modeling Radio-Communication
Figure 2.8:e gure shows the path loss as a function of the log-distance (d). e path loss
is the relation between received- (Pr)and transmitted (Pt) - power. K is the path
loss at a reference distance. It can be seen that the path loss depends on the distance
and shadowing eects.e constructive and destructivemulti-path components are
superimposed on the path loss.e gure is based on [52].
2.6 Challenges in Modeling Radio-Communication
In wireless sensor networks radio communication is prevalent. Unlike wired communication
systems the wireless medium is much less predictable.e imperfections of the link-layer has
various implications on the performance of the upper layers [154]. Simulation results based
on the idealized disc shape model are not considered to be particularly helpful [34, 13, 155]
nowadays. e following section sketches the challenges and implications surrounding radio
communication.e section aer the following one discusses inuential publications from the
wireless sensor network community and their impact on this thesis.
2.6.1 Background
Radio communication is subject to noise and interference. e signal power varies over time
and with location. Distortions are rooted in environment dynamics and imperfections within
the radio:
Radio output power may be inuenced by variations in production and supply voltage [154].
Another source of variability are antennas. ey transmit and receive electromagnetic waves
generated by a radio.e antennas interact with the radio waves which propagate three dimen-
sionally through space. e radiation patterns depend on the characteristics of the antenna.
Antennas are directional, vary in eciency, bandwidth, polarization and (eective) aperture25.
25Power captured from a plane wave.
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In the environment the signal power is attenuated by absorption (shadowing, reection, scatter-
ing, diraction) and susceptible to interference (constructive and destructive signal superposi-
tion - see Figure 2.8). Latter is referred to as small scale propagation eects because the involved
distances are in the order of wave lengths. e other eects (e.g. shadowing) are called large
scale eects because they involve comparatively large distances.
Due to the complexity of radio wave propagation dierent modeling techniques are used by
themselves or in combination [52, 111, 80]: analytic models (free-space path loss model), ray-
tracing models (Ten-Ray model [8], general ray tracing) and empirical models (log-normal
shadowing path loss model , Okumura model [131], Hata model [55]).
e log-normal shadowing path loss model (Equation 2.7) - for example - has been successfully
used to approximate thewireless channel in a simple sensor node experiment [155, 93] - (a radio
model is also required). e experiment involved 21 Mica2 sensor nodes in a string topology
with one meter spacing. A TDMA protocol was used to avoid collisions since the model does
not support interference.
LPath=Ptx[dBm]−Prx[dBm]=K+10γlog10 dd0+Xσ
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
K path loss at reference distance
γ path loss exponent (rate of decay)
d length of path
d0 reference distance
Xσ random variable, zero mean, Gaussian
(2.7)
Furthermore, the empirical model derived in [155] is only valid for the frequency of the Mica2
transceiver and the surroundings where the experiment was conducted. is may sound quite
limiting but prior to the Castalia simulator [104, 13] much simpler models were common place in
the wireless sensor network community.
If the environment contains blocking and scattering objects whose dielectric properties are un-
known then statistical models like the log-normal model may be suitable [52]. If elevation-
and material-data exist then general ray tracing is able to give insights into application specic
scenarios.
Commercial and academic soware tools for network planning (see Figure 2.9 and 2.10) use
3D-ray tracing along with antenna models and terrain data to accurately estimate the signal
propagation (for exampleNIR-Plan forCellular fromHexagon SystemEngineering). Such tools
would be interesting if they could be extended to include the specialties of sensor networks.
Recent advances in chip multi-core architectures may enable acceptable simulation speeds in
the future. Real time ray tracing in computer vision is already nearing26.
For the time being wireless sensor network researchers must be aware of the limitations of the
underlying radio- and channel models and their (possible) implications on the higher layers.
26NVIDIA® OptiX™ ray tracing engine / SIGGRAPH 2009
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Figure 2.9: A screen shot of a commercial (wireless) network planning soware. Source:
3g.co.uk
Alternatively, real deployments can be carried out. Colleagues of mine [21, 22], and I have
conducted experiments in the eld with the support from students and found that handling
40-60 sensor nodes is still manageable. However, it is advisable to plan the eld tests carefully
and integrate rich introspection capabilities into the sensor node so- and hardware.
2.6.2 Findings andModeling Expertise in theWSN Community
In 2002 a large scale study with 156 sensor node was conducted at the Center for Embedded
Networked Sensing (CENS) in California27. e authors [35] discovered various irregularities
in wireless communication. Figure 2.11 - for example - shows the contours of packet recep-
tion probability as seen by the center node of a large sensor node grid. Clearly, the probability
distribution is directional. Furthermore, the authors noticed packet loss over short distances
and asymmetric links.ey came to the conclusion that environmental changes and small de-
viations in the communication system may have a strong impact on a large scale, low power
sensor network. Especially, the prevalence of asymmetric links was emphasized in the publi-
cation.e advice for protocol engineers was therefore to cater for asymmetric links and to be
aware that circular propagation models are insucient.
Based on the initial ndings a follow-up CENS publication [6] presented a tool and quanti-
tative results of a 55 sensor node network which had been deployed in a park landscape, on
27CENS is located at the University of California, Los Angeles (UCLA). Besides UCLA, CENS has the following
founding members: UCMerced, UC Riverside, University of Southern California and the California Institute
of Technology (Caltech). “CENS is a major research enterprise focused on developing wireless sensing systems...”
http://research.cens.ucla.edu/about/
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Figure 2.10: e 80 strongest propagation paths between a mobile transmitter and a roof-top
positioned base station are shown. e 3D-raytracing model has been developed
by the IHE at the KIT [49, 50].
Figure 2.11:is gure shows the contours of packet reception probability experienced by a base
node centered in a 13x12 sensor node grid with 2 feet spacing (≈ 61cm) [35]
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campus and indoors.ey found no correlation between packet reception and distance within
50% of the transmission range. Additionally, no correlation in temporal variation in regard to
distance or transmission power which partially applied to asymmetric links too. Asymmetric
links accounted for 5 to 30 percent of the total number of links. According to the authors results,
asymmetry is likely to be caused by variations in the radio hardware and the power supply.
Inspired by these publications the authors of [154] proposed an empirical radiomodel for simu-
lation which factors in: 1) non-isotropic radio ranges, 2) continuous signal power changes with
incremental changes in direction and 3) heterogeneity in transmission power. By simulation the
authors found that routing protocols are signicantly inuenced by radio irregularities whereas
MAC-layer protocols seemed to suer less. Localization protocols were assumed to suer as
well but had not been studied.
In the same year David Kotz fromDartmouth College strongly criticized six assumptions oen
made in simulation which lead to signicant dierences between simulation and experimental
results [34, 79]: (1) at world, (2) circular transmission range, (3) symmetry, (4) perfect recep-
tion within range and (5) signal strength as a function of distance. David’s publication contains
simulation results and measurements to back his claims.
Based on the ndings of [35, 6, 153, 154, 34] Marco Zuniga28 from the University of Southern
California applied information theory to characterize the “transitional region” in radio com-
munication of low power sensor networks [155, 93]. In the transitional region highly unreliable
connections are encountered. e connected and disconnected regions - for comparison - have
perfect or no connectivity at all.
Zuniga stresses that twomodels are required to capture the behavior of radio communication: a
channelmodel and a radiomodel. For the channelmodel Zuniga uses the log-normal shadowing
model (see Equation 2.7 on page 38) where some of the parameters must be determined em-
pirically by curve tting29.e radio reception model is based on a Bernoulli random variable
where the probability depends on the modulation scheme (e.g. FSK = frequency shi keying
for the Mica2).e equation for the packet reception rate is:
p = (1 − 1
2
exp− α2 )8 f ⎧⎪⎪⎨⎪⎪⎩α see equation belowf frame size (packet,payload,crc)
SNR(γ) = α R
BN
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
γ derived from the RSSI
R data rate
BN noise bandwidth
e RSSI (receiver signal strength indicator) is (usually) provided for each received packet by
the radio transceiver.e remaining parameters depend on the radio and can be derived from
a data sheet or congured at run time.
28Both Marco and David mention the cellular telecommunication community in respect to their more advanced
radio models and rich literature.
29K - path loss at reference distance and Xσ Gaussian random variable with zero mean (shadowing eects)
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e authors combined the channel and radio model to formulate a transitional region coe-
cient Γ which describes ratio of the radius of the transitional- and connected-region. us Γ
can be considered a link quality indicator for dierent environments. e path loss exponent
K and the (shadowing) standard deviation σ have a strong inuence on Γ (see Equation 2.7 on
page 38 for the meaning K and σ) whereas the frame size and encoding have a lesser impact.
One of the most important ndings - according to the authors - is that even an ideal radio
receiver in a real environment has a transitional region where random values of zeroes and
ones are possible.
us the perfect reception within-range-model does not apply - even in this (idealized) case.
Zuniga’s inuential paper inspiredAthanassios Boulis (National ICTAustralia (NICTA) to inte-
grate the proposed models into Castalia. Castalia is an OmNet simulator extension [139] which
raises the state of the art of wireless sensor network simulation [13].
Although the tools of the wireless sensor network community have started to improve it re-
mains a necessity to evaluate the ground truth. Modeling wireless radio communication is
challenging and many parameters and variables are involved for environment-, radio- and an-
tenna modeling for example.
In this thesis a design space exploration platform has been devised. For accurate measure-
ment results a hardware-in-the-loop approach has been chosen. e hardware driven design
space exploration platform Hyperion performs real time hardware simulation of the sensor
node system-on-chip (SoC) and interfaces with real and plugable radio transceivers. us the
inexplicable challenges of communication simulation have been avoided at the cost of a more
involved experimental setup. Additionally, the soware driven design space exploration plat-
form Sensim provides a bit accurate simulation of the radio interface and (plugable) models for
radio communication simulation.
2.7 Assessment of Power Consumption by Simulation
In order to explore the design space of a sensor node platform it is crucial to assess the power
consumption accurately. is can be done by simulation and measurement. Power measure-
ment requires the hardware or at least parts of it to be built. e time needed to build the
hardware is lost for design space exploration. erefore simulation is oen applied to obtain
estimates. Ideally simulation is fast and accurate so that many experiments with varying pa-
rameters can be conducted at a small cost and with little eort. Unfortunately, simulation is
oen less perfect than one hopes.erefore credible simulators must be validated which usu-
ally involves adjusting parameters to measured values.
Section 2.8 deals with the details of power measurement. e following section introduces
two sensor network simulators which have support for power consumption estimation: Power-
TOSSIM and Avrora.ey may not be the best simulators but they are good examples for two
dierent approaches.
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2.7.1 Full System Simulation
Avrora (UCLA/Cornell project [134, 135]) is a scalable full system simulator for sensor networks
(see Figure 2.12). It supports the Mica2 platform (see page 12) and can run applications based
on TinyOS and SOS (see page 20). AEON (University of Tübingen) an extension keeps track
of the power consumed by each sensor node. It can power down nodes if an energy threshold
has been passed but lacks detailed battery models like [102, 110].
Avrora simulates the full hardware bit accurately and is therefore agnostic to the soware it runs.
Furthermore, the soware does not need to be modied to work in simulation. For debugging
this feature is invaluable and it also improves the accuracy of power estimations. Although
Avrora simulates a full system it still maintains a high simulation speed which is important for
design space exploration. For simple applications Avrora has been scaled up to 10.000 nodes
on a big multi-processor machine [134].
Avrora achieves a high speed for several reasons: rst, it detects sensor nodes which transi-
tions into sleep mode and resumes their simulation only when an event is queued up for them.
Second, it runs each node’s simulation in parallel and third it optimizes their synchronization.
e assumption in Avrora is that synchronization between sensor nodes is only necessary be-
cause they communicate. Obviously, a sensor node that has run too fast into the future cannot
sensibly handle radio packets it should have processed in its past.
e Avrora authors identied two challenges: the send-receive and sample challenge.e send-
receive challenge states that a node should not run past the point in time where it could have re-
ceived a radio packet.e sample challenge is related and states that the receiver signal strength
indicator (RSSI) can only be determined when all transmissions in an interval are known.
Formally, the conditions can be expressed by:
wait(n,t2),until(m,t1) | t2 > t1
Anode nmay not cross time t2 until nodem has reached time t1. For the send-receive challenge,
the communication latency for one byte can be estimated as (Mica2 sensor node):
L = [ #CPU cycles per second
radio data rate in bytes per second
] ⋅ 1 [byte]
=7372800 [CPU cycles/second]
2400 [bytes/second]]
⋅ 1 [byte] = 3072 [CPU cycles]
e sampling latency of the RSSI value has been given by the authors as (Mica2 sensor node):
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Figure 2.12: Avrora is a full system simulator. In a full system simulator the sensor node so-
ware runs unmodied on top of the simulated hardware. Digital components like
the memory, processor and digital interface of mixed signal components (radio
transceiver) are modeled cycle accurately. e analog components and environ-
mental models may be modeled as a set of dierential equations. For sensor read-
ings or the radio channel it is common to sample representative statistical distri-
butions. e radio model may be used to synchronize the nodes simulation time.
For the Mica2 sensor nodes the communication delay has been calculated as 3072
cycles [134]. Oen it is possible to progress each node’s simulation independently
for a simulation interval. On a (chip) multi-processor Avrora is able to exploit such
parallelism to some extend.
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S = 13 [ADC-cycles] ⋅ 64 [CPU cycles
ADC-cycle
] = 832 [CPU cycles]
e following conditions must hold:
wait(m,t+L)until(n,t) | m ≠ n and wait(n,t+S)until(m,t) | m ≠ n
Avrora synchronizes all sensor nodes every L cycles. Sensor nodes which want to sample the
RSSI-value wait till all involved nodes have crossed the sampling point and then proceed to the
synchronization point30.
is “trick” allows Avrora to run a node’s simulation threads for L cycles instead of S cycles which
reduces the synchronization overhead and thus improves performance.
e synchronizationmechanismwould have to be changed if sensor nodes would inuence the
environment in such a way that other nodes would be aected.
Avrora’s speed greatly depends on the amount of information which is collected during a sim-
ulation run.
AEON the power simulation extension is an example of a tool that hooks into Avrora. It calcu-
lates the consumed energy by tracking the number of cycles spent in every hardware compo-
nent’s state.e model is rather simple.e energy of a component EC is given by:
EC = VS N∑
m=1im ⋅ cm ⋅ tcycl e (2.8)
whereVS stands for the constant supply voltage, im stands for the constant current and cm stands
for the number of cycles spent in statem out of N . tcycl e stands for the duration of a CPU cycle.
e authors devised a set of microbenchmarks to measure the currents im of each state. is
is usually done by accessing hardware components in innite loops and measuring the average
current draw with an ampere meter.
Like in Quanto (starting on page 26) the assumption is that all power states are known as well
as their constant current draw. Quanto will be challenged if the underlying hardware uses ad-
vanced low power techniques [7, 127, 82] which is common once the realm of tiny microcon-
trollers is le aside. Avrora can track power states in simulation but is likely to suer from
state explosion in complex sensor node system-on-chips (SoCs) which may involve multiple
(heterogeneous) cores, caches and memories.
State explosion also complicates measuring the current draws: rst because of the amount of
states which must be measured and second because it may be dicult to generate all the re-
quired microbenchmarks. Varying current draw from analog components necessitates more
advanced power models too.
30For the curious: the implementation can be found in the freely available source code “IntervalSynchronizer.java”.
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e Hyperion hardware platform which has been developed in this thesis uses real hardware
(e.g. radio transceiver) for power measurements. e accompanying full-system simulator
(Sensim) similar to Avrora provides power estimations based on recorded simulation traces.
Unlike Avrora, Sensim computes the power consumption at simulation time.erefore Sensim
can run traces against dierently parametrized hardware-, radio- and environmental models
without simulation re-runs. A few utility soware components of Avrora have been integrated
in Sensim to shorten the development time.
2.7.2 Application Specific Simulation
TOSSIM from UC Berkeley is a simulator for TinyOS-applications only [88]. It is one of the
most scalable sensor network simulator designs. TOSSIM is not a standalone simulator like
Avrora (Section 2.7.1) but a compile-time target platform. Instead of generating code for the
Mica2- or Telos-hardware platform, the code is compiled to the architecture of the developer’s
machine.is could be Linux on x86 for example. Obviously, a multi-gigahertz PC is capable
of running TinyOS applications quite a bit faster than an 8 MHz microcontroller.
e TOSSIM platform oers the same set of hardware components to the applications as the
real sensor node platforms do. However, the TOSSIM hardware components are not drivers for
real hardware but simulationmodels which happen to provide the same soware interface.e
TinyOS component model which has been introduced on page 25 supports this approach well.
Figure 2.13 shows a detailed break-down of a TinyOS application which targets a real sensor
node platform and a simulation platform.
Special attention has been given to the components which model radio communication. For
simple test purposes a fault free model is available. A more realistic model samples a Gaussian
distributionwhichmay be parametrized by distance.ismodel has been shown to be adequate
for a string of sensor nodes placed on the ground.
e connectivity between the nodes can be specied by a directed graph.e edges going to and
out of a (sensor) node are parametrizedwith probabilities for successful sending- and receiving.
e timing of the radio communication have been “accurately” modeled.e eects of missed
start symbols or acknowledgments can be assessed for example.
BTW: An in-depth discussion of challenges in modeling radio communication can be found in
section 2.6 on page 37.
e simulation speed of TOSSIM comes at a cost in accuracy.e way interrupts are modeled
is dierent compared to the real platform.ey do not preempt (long running) tasks. Further-
more, the execution of code is instantaneous in TOSSIM.us the execution time of a short
interrupt and a long running task is the same in simulation. As previously explained, the device
drivers of the target platform are substituted with simulation components.us their (subtle)
code is not part of the simulation.
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Figure 2.13:e gure shows the dierence between a real TinyOS system and a simulated
TinyOS systemusingTOSSIM.e real system consists of the application, the hard-
ware independent and dependent TinyOS code which has been compiled for the
target sensor node hardware platform. A TOSSIM simulated application is com-
piled to the simulation host hardware platform e.g. Linux on x86 and thus runs at
full speed. e hardware dependent soware parts - typically the device drivers -
are substituted with high-level simulator components. Unlike in full system simu-
lation the binary code diers between real- and simulated platform whichmay be a
source of inaccuracies. For the simulation it is necessary that TOSSIM adds its dis-
crete event simulation loop and reserves space for the state of each simulated sensor
node. (Power)-TOSSIMan extension for TOSSIM instruments the application- and
TinyOS-code in order to estimate the number of cycles in a simulation run.
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e group around Matt Welsh at Harvard University tried to leverage the speed of TOSSIM
and still obtain enough data for an accurate power estimation.e fruit of their work is called
PowerTOSSIM [123]. PowerTOSSIM comes as an extension for TOSSIM.
PowerTOSSIM uses a power model comparable to Avrora/AEON (page 43) and Quanto (page
26). erefore the challenges imposed by low power optimized hardware which have been
discussed on page 45 apply too.
A short recapitulation of the power model used by PowerTOSSIM:e time spent in a certain
power state is recorded and the consumed energy can be estimated by E = VSI ⋅ T (VS supply
voltage, I current, T time interval) - see also equation 2.8 on page 45). Like in AEON the
constant current draw of each state is determined by running microbenchmarks on the real
hardware.
A PowerTOSSIM specic challenge is the absence of cycle accurate execution times for the target
platform (e.g. Mica2).
Since the CPU consumes quite a bit of power it cannot be le out of the power estimation. Matt
and his students devised a slightly daring but interesting method to obtain CPU-cycle counts
without compromising TOSSIM’s high performance too much:
ey instrument the application and theTinyOS code (see Figure 2.13)with basic block counters
(basic block = sequence of machine instructions without jumps in between). Aer a simulation
run the recorded counter values are back annotated to the C-source code and mapped to the
basic blocks of the target’s (e.g. Mica2) machine code.e number of cycles are the product of
the basic block counter and the number of cycles needed to execute the basic block summed
up over the entire application.
ere is one problem though: e program ow is not (time)-identical with the real platform
because the code execution delays are not obeyed.emapping from and to basic blocks between
dierent processor architectures over the source code is quite a challenge in itself and has still
room for improvement as the authors concede in their paper.
A feature of the Mica2 processor is that the number of cycles needed by a basic block may be
data dependent.us PowerTOSSIM cannot always determine howmany cycles are really con-
sumed. Another limitation of the PowerTOSSIM methodology is the absence of platform specic
code (TinyOS libraries and compiler additions) in the simulation:
For example: low-level radio device driver code which heavily uses port and memory mapped
I/O is not part of the simulation and may contribute signicantly to power consumption de-
pending on the application. I noticed that the compiler for the TMoteSky (a Telos clone) plat-
form generates a purely soware based multiplication subroutine which is not accounted for
by PowerTOSSIM.us with everymultiplication the cycle counter deviation becomes greater.
In the PowerTOSSIM paper the presented power measurements and estimations match quite
well. e authors of the AEON paper - however - estimated the power consumption of the
(active) processor in the application CntToLedsAndRfm and reported a dierence of 5700%
compared to PowerTOSSIM.e total deviation in power consumption is only 15% (the CPU
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is idle 99.8% of the time). Conceptually, AEON should yield more accurate results and thus it
is likely that PowerTOSSIM needs to be rened. Unfortunately, neither the authors of AEON
nor PowerTOSSIM published a paper to shed light on the underlying problem.
Speed-wise PowerTOSSIM and Avrora/AEON should be roughly on par since TOSSIM alone
(without the instrumentation and power-state logging) runs 50% faster [134]. Unlike Power-
TOSSIM, Avrora/AEON can leverage (chip) multi-processors. erefore the speed compari-
son depends on the size of the sensor network network (= number of nodes) and the number
of processor cores available for simulation.
2.8 Assessment of Power Consumption byMeasurement
Power measurements provide a ground truth and the obtained results are necessary to adjust
simulation parameters for design space exploration.e scope andmeasurementmethods vary
with the requirements.
ICount fromUCBerkeley /MIT exploits existing features in power supply hardware tomeasure
average power consumption with little extra eort.us it is suited for online power proling
at deployment time.
On the opposite end of the scale are laboratory setups which can measure the power consump-
tion of a (custom)microarchitecture within clock cycle accuracy. Such involvedmeasurements
are necessary to determine the power costs of microarchitectural transactions in non-trivial
sensor node system-on-chips (SoCs). Cycle accurate power measurement will be introduced
in the section aer ICount.
2.8.1 Real-time Energy Profiling
e authors of [42] (UCBerkeley andMIT) proposed a very simple yet elegantmethod of power
measurement:
e key idea is that a certain class of switching regulators31 generate pulse signals which corre-
spond to an almost xed amount of energy over a wide range of current draws. Ideally, only
a single wire needs to be introduced between a switching regulator and an external counter of
the microcontroller (see Figure 2.14).e energy delivered within a cycle is approximately:
E = 1
2
Li2 [J], where i=peak inductor current
Because inductor inductance varies in production each board needs to be calibrated.
Figure 2.15 a) and b) show the relative error and resolution experienced with ICount.
31A boost, current-mode, pulse-frequency modulated switching regulator.
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Figure 2.14: ICount taps a (pulse) signal from a pulse-frequency modulated switcher and feeds
it into an external counter of the microcontroller. e counted pulses correspond
to a xed amount of energy. An increased power consumption causes more pulses
to be generated within△t.
e relative error stays with ±20% over ve decades. e authors emphasize that for a typical
energy draw exhibited by a basic sensor node the relative error is less than: ±15% (5µA−50mA).
e resolution (here: smallestmeasurable energy unit) has been determined formultiple (xed)
voltages using six dierent resistive loads.
P = UI I= UR= U
R
2
P = E
t
Ð→ E = Pt
E = U2
R
t, in the paper speccially: Etrial = U2outRload Tgate
(2.9)
e authors estimated the energy Etrial over timeTgate32 using the equation derived on this page.
e value of Etrial has then been divided by the number of pulses withinTgate which yields the
resolution.e unit is µJpulse .
In Figure b) it can be seen that resolution strongly depends on the voltage and increases sharply
for high-load currents33.
As mentioned before: ICount exploits the inner-workings of a pulse-frequency modulated
switching regulator in order to track the power consumption of a sensor node with a high time
resolution. Due to the low cost of this approach it is aordable to use this technique for real
time power proling of deployed sensor networks.
However, the high time resolution comes at a cost inmeasurement accuracy. If an accuracy bet-
ter than ±15% is required thenmore elaborate and costly measurement circuits are necessary or
32e authors choose 1 second for Tgate but did not give a justication.
33Prabal Dutta wrote - in his paper - that the resolution is reduced which is wrong. He told me that he intended
“reduction” to refer to the plotted lines (Figure 9 in [42]).
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Figure 2.15: Figure a) shows that the relative error ( absolute errorground truth ) experienced by ICount stays
within ±20% over several orders of magnitude in current draw. Figure b) shows
that the resolution varies non-linearly for dierent current draws and voltages.e
current draw was adjusted by loading the regulator with dierent resistors: 33Ω,
330Ω, 3.3kΩ, 33kΩ, 330kΩ and 390MΩ.
the time resolution needs to be reduced34.e error may even be higher if measurement arti-
facts are factored in: the counter - for example - introduces an additional frequency dependent
power draw.
Generally, it remains to be seen if basic sensor nodes will benet from voltage regulators at
all.e Tmote sensor node which has been used by the authors usually runs directly from the
batteries.
A voltage regulator’s eciency also varies a lot depending on the load. e regulator which
has been used in the SunSPOT hardware platform (see page 35) - for example - has its high-
est eciency close to the maximum power output and is very inecient otherwise. e high
frequency noise of the regulatormust also be ltered out with decoupling capacitors which con-
tribute to the power losses. To mitigate these high power costs the SunSPOT splits the system
into “active” and “standby” components.e standby components run directly from the battery
whereas the “active” components run o the regulator (see Section 2.3.2). Obviously, ICount
does not integrate well with such an architecture.
Furthermore, ICount is not suitable for sensor nodes where a (sophisticated) power supply
system interferes with the regulator in such a way that small current uctuations are smoothed
out. e authors concede that this may be the case for regulators with power factor correc-
tion and nodes with “big” (decoupling) capacitors. Latter may also prevent the application of
(super)-capacitors in energy scavenging systems.
Despite ICounts shortcomings it must kept in mind that it only uses standard components. A
34E.g. averaging over a low-pass ltered voltage measured across a measurement resistor.
51
RelatedWork
customized sensor node power supply should be able to operate eciently in stand-by and active
mode.
Currently, ICount enables power proling for deployed sensor networks at a small cost but is
not suitable for permanent use as is due to its high(er) power consumption in standby-mode.
Prabal Dutta conrmed this in an email and we both agreed that sensor nodes would benet
from specialized regulators which currently seem to be commercially unavailable; maybe due to
fundamental reasons.
e hardware driven design space exploration platformHyperion (part of this thesis) has been
designed for highly accurate power measurements in a laboratory environment35. Like ICount
it has support for power measurement with an extremely high time resolution but also oers
low-pass ltered, average powermeasurementswith amuch higher accuracy. Hyperion - unlike
ICount - uses linear-voltage regulators and has measurement circuit for every major hardware
component.is enables an undistorted power break-down.
Linear regulators generate a smoother power signal than switching regulators but usually have
a lower overall eciency. Since Hyperion has been conceived as a design space exploration
platform the focus was on measurement accuracy and not power supply eciency.
2.8.2 Cycle Accurate Power Measurement
Naehyuck Chang from the Seoul National University has published several papers [26, 28, 27,
83, 122] about a cycle-accurate capacitor switched power measurement method and has demon-
strated its applications to embedded systems. Cycle accurate power measurement enables the
designer to investigate the power consumption on a microarchitectural level.
Since sensor nodesmust be extremely ecient in active- and especially in standby-mode it is crucial
to assess even smallest amounts of power consumption within short time frames of activity.
If the energy costs of microarchitectural transactions become measurable then the results can
also be integrated into a power model within a cycle-accurate simulator. Since this thesis is
about the conception of a design space exploration platform for sensor nodes it is paramount
to show how such power model parameters can be acquired.
Even though it is possible to assess the power consumption with cycle accuracy it still remains a
challenge to determine the precise energy cost of a microarchitectural transaction.eir power
consumption can be state dependent, span multiple cycles and overlap with other transactions.
is is especially true for (highly) pipelined architectures.
Naehyuck investigated the energy costs of the pipeline stages in an ARM7 processor [27, 28].
He discovered that address-, immediate-, register- and opcode-values have dierent shares in
power consumption depending on the pipeline stage. Based on his ndings he proposed a
(simple) linear power model [27]. Unfortunately, he did not assess its accuracy.
35Hyperion has shielded plugs to interface with professional measurement equipment.
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Figure 2.16: Figure a) shows the conceptual schematic of a switched capacitor measurement
setup. Two capacitors CS1 and CS2 alternate between being charged by VS and sup-
plying energy to the target chip (VDD).e switches are shown with inverter gates
because the authors implementation uses CMOS bus switch chips with active low
enable lines. Conceptually, it would have been better to leave them out of the cir-
cuit diagram. e target equivalent circuit consists of an on-chip bypass capacitor
CB and a load capacitance CL. e leakage or static current is modeled as a cur-
rent ow IS through a resistive load. Figure b) shows the timing diagram.e key
idea is that the energy consumed within a cycle can be determined by measuring
the voltage drop caused by the capacitor discharge. Only two sampling points (I)
are needed. However, if a current measurement (II) is carried out then a high(er)
sampling rate is necessary (Nyquist–Shannon sampling theorem).e gures were
derived from [26] and [83] and have been extended and changed to be consistent
with Figure 2.18 on page 59.
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Figure 2.17:e gure shows the conceptual waveforms onwhich the switched capacitormodel
is based.e voltages across the two switching capacitors CS1 and CS2 and the load
capacitance CLare shown. ∆t is the period for which the average static/ leakage
power is calculated. sw(⋅) refers to the switch-events and c(⋅) refers to the clock-
events.is enhanced gure is based on [83].
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Figure 2.16 shows the conceptual circuit diagram of the switched capacitors power measure-
ment methodology.e device under test (target chip in the diagram) is supplied with energy
by two capacitors in an alternating sequence. While one capacitor is recharged from the main
supply, the other discharges its energy into the target chip. It is also possible to use only one
capacitor if the clock period is extended accordingly.
e voltage dierence before and aer the discharge corresponds to the amount of energy de-
livered:
E = 1
2
CV 2
∆E = E2 − E1 = 12CV 22 − 12CV 21= 1
2
C (V 22 −V 21 )
(2.10)
Equation 2.10 shows that the amount of energy depends on the capacitance and the voltage
squared.
e conceptual waveforms (voltages across the switching capacitorsCS1,CS2 and the load capac-
itor CL) are modeled in Figure 2.17.e slightly confusing designations of the dierent charge
states for VC1 are: ++ (discharged), + (discharge through leakage / static current), − (connected
to capacitor CB) and − − (fully charged).
e rst voltage drop from VC1(i −−) to VC1(i−) is caused when the bypass capacitor CB is
connected. e slight down slope from VC1(i−) to VC1(i+) along ∆t is due to leakage / static
power.e leakage ismodeled as a current IS through the resistor.e sharp drop fromVC1(i+)
to VC1(i ++) comes with the rising clock edge when CL is connected. Please, bear in mind that
the target chip is modeled as a simple equivalent circuit and CB and CL are just representatives
for the total bypass- and load capacitances.
e size of the (on-chip) bypass capacitor can be approximated by applying the charge conver-
sation principle36. With Q = CV we can write:
CS1VC1(i −−) + CBVC2(i −−) =CS1VC1(i−) + CBVC1(i−)
CB =CS1VC1(i−) −VC1(i −−)VC2(i −−) −VC1(i−) (2.11)
With
P = E
t
and Equation 2.10, we can describe the average static power consumption:
36Electric charge can neither be created nor destroyed.us the total charge aer a state change remains the same.
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PS = 12 (CS1 + CB) (VC1(i−)2 −VC1(i+)2) ⋅ 1∆t
e transition fromVC1(i+) toVC1(i++) is dominated by the dynamic power37 and the equation
for the energy - in the i-cycle - is:
ED(i) = 12 (CS1 + CB) (VC1(i+)2 −VC1(i ++)2)
generalizedÐ→
1
2
(CS1 + CB) (VM(i+)2 −VM(i ++)2) (2.12)
If dynamic power and static power are combined wemay express the total energy over n-cycles
as:
ETOTAL = n∑
i=0ED(i) + nτPS
where the assumption is that the leakage power is constant and given by τPS (remember E = Pt).
τ is the length of a clock period and PS the average leakage power.
To assess the intra-cycle power consumption Naehyuck’s method only needs two sample two
voltages points38. A current measurement - for comparison - requires that the full voltage en-
velope is sampled according to the Nyquist–Shannon sampling theorem. Hence, the measure-
ment equipment must be able to acquire samples in the order of (multiple) GHz because logic
gates switch at a constant speed in the nano second regime.
e presented measurement methodology can determine the intra-cycle power consumption.
However, it can not be applied if the target chip employs ne grained power management to mini-
mize leakage losses e.g. Fine grained powermanagement causes the leakage power to varywhich
contradicts the model’s assumption.
e non-ideal behavior of the involved parts inuence themeasurement accuracy.e (power)
switches e.g. have a relatively high on-resistance of several ohms [26].e switched capacitors
CS1,CS2 are also imperfect and have resistive- and inductive losses. Unlike, resistors I am not
aware of special measurement capacitors. erefore they must be matched (if two are used)
and calibrated (Josep Rius [113] about Naehyuck Chang’s publication[27]).
Eunseok Song who has analyzed Chang’s work and devised amore elaborate powermodel [125]
points out that the bypass capacitance CB may vary across cycles and thus should not be as-
sumed constant. Song proposes to calculate the energy transferred into CL instead of CB. e
37Actually Naehyuck should have pointed out that he did not factor out leakage power. I assume this may cause
distortions if the amount of leakage becomes signicant e.g. for chips with feature sizes below 65nm.
38In [125] Eunseok Song suggests three measurements per measurement interval since CB is not necessarily con-
stant across clock cycles.
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load capacitance CL is less susceptible to changes in the supply voltage experienced in the mea-
surement setup.
e catch is that the capacitor method is based on measuring voltage changes before and aer
a clock cycle. Ideally a real board has decoupling capacitors around the chip which keep the
supply voltage constant at all time.
e (dynamic) energy in Song’s method can be calculated with the following equation:
ED = 12CL(Switching)V 2DD ⋅2 due to CMOSÐ→ CL(Switching)V 2DD (2.13)
VDD is the voltage applied to the target chip on a board without the measurement circuitry.
Chang’s dynamic energy calculation - in comparison - yields the energy consumed under mea-
surement conditions. (VM in Equation 2.12 on page 56).
e equation 2.13 must be multiplied by 2 because in VLSI-CMOS half of the charge-up energy
is dissipated as heat [75]. e other half is dissipated when charged-down. is - however -
does cause a current draw from the supplies.
In CMOS the load capacitors can be in four dierent states: high-, low- and transitioning from
high to low and vice versa (see Figure 2.18). Song’s model estimates the energy which goes into
the target chip (based on Equation 2.13):
ED = CL(Switching)V 2DD = (C6(n) + C7(n))V 2DD = C67(n)V 2DD
C7(n) and C7(n) (see Figure 2.18) stand for the capacitors which are charged in the n-th clock
cycle. By applying the charge conversation principle it is possible to calculate C67 (see [125] for
a detailed derivation):
C67 =CH67(n) − CH(n)
=(1 − V3(n)
V2(n))(V1(n + 1) −V3(n)V2(n + 1) −V3(n))CM− V3(n) [V2(n + 1) −V3(n) − 3] + 3V2(n)
V2(n) [V2(n + 1) −V3(n)] ⋅ ILeakTM8
whereCH is the equivalent static capacitance of the sum ofCB, C1, C2, ...,C4 andCH67 = CH(n)+
C6(n)+C7(n). ILeakTM8 is the leakage charge experienced in the time interval forwhich the charge
conversation principle had been applied in the derivation. TM is the duration of the clock cycle
and ILeak is the constant leakage current.
Song has compared his method against Chang’s by measurement: for dierent values of CM
(5.3 − 22nF) his method has an overall (constant) deviation of less than−1%. Chang’s method
has an average deviation of −2.6% (22nF) which grows up to −6% (5.3nF) as the capacitor size
is decreased. From these results it is obvious that Chang’s model depends on the size of CM .
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Smaller values ofCM cause greater supply-voltage uctuations (VM)which improves the signal-
to-noise (SNR) ratio of the measurements but also inuences the circuit behavior. As men-
tioned before, Song’s method can elude this catch-22 situation: his power estimation model is
much less susceptible to changes of VM (power supply voltage seen by the target chip on the
measurement board). He determines the dynamic capacitance of CL (remember: less suscepti-
ble to variations in VM) and calculates the energy for a hypothetical and constant power supply
voltage VDD found in a non-measurement board.
Both methods assume constant leakage currents which may not be true in the case of ne grained
power management. A further limitation is that the clock speed must be slowed down so that
the supplying capacitors can recharged for the next cycle. Song - for example - has reduced
the clock speed to 625kHz in his experimental setup. us the dynamic switching activity is
stretched over time whereas other events may not (e.g. power gating causes leakage to be re-
duced immediately).
In this thesis a resistor based intra-cycle power measurement method has been devised and
implemented in the hardware driven design space exploration platform Hyperion.
e resistor method seems easier to implement (which is not necessarily true as we will see)
and puts high demands on the measurement equipment.
Song’s andChang’smethods - for comparison - strive to reduce the number of captured samples
to simplify themeasurement process.ey only need tomeasure a few voltage changes between
clock cycles. In Hyperion the voltage drop across the measurement resistor is sampled by a
scopewith 4GS/s. Repeatedmeasurements have shown ameasurement variability of±1.43mW .
e measurement setup is explained in-depth on page 98.
e energy can be calculated by integrating over the captured wave form:
E(t) = ∫ u(t)2RShunt dt
Hyperion can measure chip power consumption even if ne-grained power-management is em-
ployed. Since it does not need nor try to disambiguate leakage- from dynamic power which
would require information about the circuit’s internal state.
Another dierence is that Hyperion does not restrict the clock frequency of the target logic
since it does not need to charge measurement capacitors. e ip-side - however - is that Hy-
perion must always sample at a high frequency to capture the waveform across the measurement
resistor.e high sampling frequency is necessary because logic-gates switch at a constant speed
independently of the clock and the Nyquist–Shannon sampling theorem must be fullled.
us for Hyperion the length of a measurement period depends on the amount of memory
inside the scope whereas the capacitor methods may run virtually indenitely. Firstly, because
they need less sampling points (2-3 per measurement interval). Secondly, because the target
chip runs at a reduced clock speed.
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Figure 2.18: Figure a) shows Eunseok Song’s [125] improvedmodel of the target chip.e VLSI-
CMOS capacitors can be in four dierent states: low, high, transitioning from low
to high and vice versa.e capacitors CB, C1, C2, ...,C4 are static and are therefore
combined into one equivalent capacitance CH . Compared to Figure 2.16 (CS1/S2)
only one capacitor CM is used which simplies the setup and may help to improve
accuracy (no capacitor matching necessary e.g.). e drawback is that the clock
speedmust be reduced to account for the recharge time of CM . Figure b) shows the
timing diagram [125]. Song’s model requires three measurement points to estimate
the dynamic power.
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2.9 Summary and Conclusions
A selection of inuential hard- and soware platforms have been introduced in this chapter.
Interestingly, only a few hardware platforms (e.g. Mica / Telos from UC Berkeley and the
SunSPOT) enjoy a widespread use and thus many (comparable) publications.
Anumber of specialized sensor node system-on-chip (SoC) designs have been published aswell:
WiseNET [43, 44], PicoRadio [108, 107] and Spec [62].eir designs all had a very strong focus
on the radio transceiver: the common perception among the creators must have been that a
low-power, low data-rate transceiver is the ultimate goal. None of the designs has been subject
to an rigorous application driven design process nor to an (automated) design-space exploration.
WiseNET, PicoRadio and Spec seemed to have never made it out of the laboratory into exper-
imental deployments.us their eciency for a given application has never been determined.
PicoRadio may have been the most exible platform due to its built-in (small) FPGA fabric.
Hogthrob was conceived as a FPGA based sensor node for design-space exploration but the
project had never made use of it39. Despite being an exploration platform Hogthrob did not
have built-in power measurement which is crucial to assess the performance of a sensor node.
A vector based power estimation methodology has been conceived as part of the Hogthrob
project.e key idea had been to specify a system bymeans of an application- and system char-
acterization vector. By applying varied system vectors it is possible to predict an application’s
performance on an unknown hardware platform.is methodology while very interesting still
lacks accurate models for system- and application vectors.
e Quanto methodology uses linear regression to estimate per component power consump-
tion by tracking power states and total power consumption. Additionally, it helps the designer
to understand where power has been consumed on a higher level: based on source code exten-
sions and annotations the hardware component power consumption is projected onto network-
and node-scale (high-level) activities. Unfortunately, Quanto does not track activities hierarchi-
cally to save system resourceswhich limits its tracking capabilities (it runs on a sensor node aer
all) .
Quanto has been used together with the ICount power measurement method. In ICount a
specic kind of switching regulator is wired to a hardware counter to accurately estimate the
total power consumption by counting pulses. is power measurement method has a high
resolution and is quite inexpensive. It is suitable for proling selected nodes in a deployment for
limited periods of time. In a real deployment ICount would suer from regulator ineciencies
in standbymode. Under laboratory conditions it is not necessary to use (such) a regulator since
professional measurement equipment is accessible.
e capacitor switched power measurement methods allow deep insights into microarchitec-
tural power consumption which is a good basis for accurate (power) simulationmodels. Unlike
resistor based measurements only three voltages must be sampled within a clock cycle. A clock
cycle may and must be stretched to some extend to allow the capacitors to recharge. Due to the
39LEAP [41, 95] was another exploration platform (not FPGA based) which seems to have been abandoned too.
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slower running clock it is possible to record cycle accuratemeasurements almost indenitely. A
drawback of the capacitor based cycle accurate measurement is that leakage currents must not
change.is may cause problems with hardware designs which employ ne grained (leakage)
power management.
Besides real powermeasurements two simulatorswith power estimation capabilitieswere intro-
duced: Avrora/AEON and PowerTOSSIM. Both simulators target existing sensor node hard-
ware platforms and are not prepared for design space exploration.eir simple power models
track hardware state changes and utilization time in order to sum up the consumed energy.e
assumption is that all states are observable and have a constant power consumption. Hardware
devices beyond tiny microcontrollers - however - have many hidden states.
Avrora/AEON is a full system simulator. It simulates and tracks the state of all hardware com-
ponents accurately.us it is operating system soware agnostic. PowerTOSSIM on the other
hand generates an application specic simulator. TOSSIM substitutes hardware components
with PC-simulation components to maximize the simulation speed. Comparisons done by the
AEON authors reveal major dierences in the power estimations between both simulators. My
personal analyses reinforce the assumption that PowerTOSSIM is awed.
Both simulators model radio communication but the results should not be relied on.e chal-
lenges of modeling radio communication in large scale, low-power sensor networks have yet
to be improved. To familiarize the reader with the challenges encountered in radio modeling
a brief excursion into the subject was given. e awareness that proper wireless communi-
cation models are a necessity has risen within the wireless sensor network community. Until
trustworthy models are accepted experiments are required to back new concepts.
On the soware platform side this chapter has presented the novel TinyOS operating system,
the generic Contiki, the soware recongurable SOS and the embedded Java virtual machine
Squawk. At the time of writing SOS had been discontinued, whereas Contiki and TinyOS en-
joyed a quite active community. Surprisingly, none of the operating systems has extensive sys-
tem support for power management. Contrary, some of the (simple) mechanisms are likely
to interfere with the application requirements and must therefore be deactivated or changed
before a real deployment. Contiki avoids such hassles by not oering any built-in power man-
agement strategies at all. Since power management is very application specic the integration
between system policies and application requirements seems very delicate.
e relatedwork has nowbeen introduced, summarized and a connection has beenmade to this
thesis. e discussion of related literature does not end though. It extends over the following
chapters and cross-references to the related work are made. Before announcing the following
chapter I would like to thank the authors of the related work who have answered my questions
by personal correspondence.ey havemotivatedme and helped to enhance the quality of this
chapter.
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2.9.1 Goals of this Thesis
Current sensor node development platforms emphasize the exploration of soware for wireless
sensor networks and neglect the hardware side. Like many other embedded systems wireless
sensor networks would benet enormously from custom hardware accelerators - be it on the
computation- or communication-side. Specialized sensor network system-on-chip (SoC) de-
signs like the aforementioned PicoRadio [108, 107] and Spec [62] are well-known SoC-designs
within the community. However, these are custom chip designs which had been very time con-
suming to develop and costly to build. Except for the initial publications on the rst silicon
nothing more has been published. It is likely that these projects had run out of time or failed
their objectives - or a combination of both.
erefore it is necessary to establish a exible design space exploration platform which does not
require a custom silicon chip and board re-spin every time the designer tries out new ideas or
simply tweaks a few (design time) parameters.
Since power consumption is the crucial metric in wireless sensor networks it is a number one
priority to have high delity power measurement support designed into the exploration plat-
form. e power consumption feedback is a necessity in order to guide the exploration pro-
cess.e results of the power assessment must be tractable so that the designer has a chance at
spotting worthy optimization targets. erefore, a design space exploration platform must be
able to break-down the power consumption into comprehensible categories of functionality on
a task-level.
Quanto has been a step into this direction but falls short in various aspects40. Besides being in-
trusive on the source code level, Quanto does not support hierarchical power tracking as men-
tioned before. Due to the inherent hierarchical composition of soware (functions) Quanto
looses a lot of expressiveness and exibility by introducing this mismatch. erefore a design
space exploration platform must track categorized high-level tasks hierarchically and should
also separate the category specication from the application- and system source code. is al-
lows the designer to quickly switch between dierent power break-down perspectives without
re-building the entire system.
Besides measuring the average power consumption of all involved hardware components it is
desirable to assess the power consumption on a micro-architectural level since sensor nodes
must be extremely power ecient in active- and especially in standby-mode. A cycle accurate
power measurement setup allows even smallest amounts of energy to be measured within short
time frames.e presented capacitor basedmeasuring techniques reduce the measuring over-
head but bring with them a number of constrains regarding the circuit behavior. If high-end
laboratory equipment is integrated with a carefully designed custom measuring board then a
less constrained resistor based measuring approach may be used to capture the full wave form
of a single clock cycle41. is method reveals many more details like intra-cycle peak power
40Quanto requires - for example - that all hardware states are observable and have a constant power draw and that
no hardware components switch simultaneously within the monitored time frame.
41“Hyperion: A sensor node test bed for (high-speed) powermeasurements” -DominicHillenbrand,MichaelMende,
Timothy Armstrong, Jörg Henkel,[38],
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consumption for example.
e discussion of challenges experienced in modeling radio communication has revealed that
current radio- and channel models are limited and may deviate signicantly from the ground
truth. Hence, a design space exploration platform must have additional methods of aiding the
designer in communication design such as interfacing to a real one. Since the design space of
radio transceivers and antennas is vast a design space exploration platformmust either provide
a soware dened radio or be extensible so that multiple (congurable) transceivers can be
plugged into it to span the entire desired design space.
e current sensor network simulators model only existing sensor nodes. For a design space
exploration platform it is necessary to derive the system from an architecture specication.is
allows the designer to compose dierent versions of a baseline architecture and compare their
performance within an acceptable time frame. An automatic system construction and code
generation are means to cut down the time needed for each design iteration.
To further cut down the design iteration time it is necessary to separate the simulation and
power assessment. Avrora/AEON combines simulation and power calculations into a single
run. A separation would - however - allow the power consumption to be calculated repeatedly
for varied power models without actually re-running the simulation.
A separation of simulation and performance assessment also allows the design ow to be ex-
tended with custom analyses without aecting the existing environment. Custom analyses are
crucial if the sub-design space of individual hardware componentsmust be explored.ey help
to identify optimization potentials which are best found by computing component specicmet-
rics.
In this thesis a exible design space exploration platform for advanced sensor nodes shall be
presented. It combines soware- and real time hardware simulation.e platform overcomes
many of the limitations of prior isolated approaches and combines them into a comprehensive
platform. To the best of my knowledge no comparable design space exploration platform for
sensor networks has been conceived before.
e following chapter introduces the central application theme, the envisioned system, distin-
guishes between basic and advanced sensor nodes and presents the methodology followed in
this thesis.
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3 The Envisioned System and
Methodology
is chapter describes the envisioned system (also referred to as system vision in this thesis) and
the central application theme.e system vision introduces a exible design space exploration
platform for wireless sensor networks where parts of the simulation model can be shied to
real hardware. Models that interface with real hardware components enable accurate power-
and timing-measurements of computational-, radio communication- and sensor-components.
Power consumption is one of the crucial metrics in the design of a wireless sensor network.e
key components must be assessed during the design space exploration. It is also important that
the power models are validated and parametrized on the basis of real measurements.
e rst section introduces the application vision: a camera tracking sensor network. is
central application theme extends into the following chapters. Camera tracking oers a wide
network- and node-level design space and grounds the introduction of advanced sensor nodes
in this chapter. A clear distinction is made between basic and advanced sensor nodes.
e chapter closes with an explanation of the methodology followed in this thesis.
3.1 Central Application Theme: ‘‘A Camera Tracking
Sensor Network’’
Figure 3.1 visualizes the central application theme: a camera tracking sensor network.
A camera tracking network suggests a heterogeneous network architecture. Since a camera
sensor node is relatively expensive it would be wasteful to have only one kind of sensor node
in the network.erefore it is reasonable to design at least two dierent types of sensor nodes.
For example: a camera- and a radio-infrastructure node. is allows each sensor node to be
matched to a task.
A camera sensor node is a good example for an advanced sensor node. It requires sucient re-
sources to handle a high bandwidth 2D-image signal and enough energy to power the valuable
sensor nodes as long as the requirements need them to last.
Radio infrastructure nodes relieve the camera nodes from routine tasks such as time synchro-
nization.ey also coordinate the wake-up calls to sensor nodes which are close to the tracked
target’s future position.
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Figure 3.1:e central application theme in this thesis is a camera tracking sensor network. A
personwhich enters the network’s perimeter is sensed and tracked by one ormultiple
sensor nodes.e persons position is propagated through the network and may be
queried.
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A radio infrastructure node is a basic sensor node. It processes and generates signals and helps
to maintain the network’s connectivity. For this task a low data rate is sucient in communica-
tion and computation. A sensor node like the Telos on page 14 is a good example. It combines
a low power radio transceiver with an ultra low power microcontroller.
For position estimation of the target it is necessary that the camera nodes are aware of their
location.is may be achieved by pre-programming the location into the camera nodes at de-
ployment or by using built-in GPS receivers. GPS receivers - of course - providemore exibility
in exchange for an increased hardware overhead.
For a big number of radio infrastructure nodes both localization approaches are undesirable.
For them it is sucient to estimate their relative position in relation to the camera nodes.e
radio infrastructure nodes can estimate their location based on the RSSI ( = Received Signal
Strength Indicator ) value which is provided by the radio transceiver. e position estimates
ought to be sucient to realize a multi-hop network protocol with geographical routing.
e camera tracking application which has just been outlined is an example of a non-trivial and
computational intensive wireless sensor network application. It may not be the best example
but it is certainly sensible to stick to a sample application in a thesis and pick it up whenever
appropriate - for example in chapter 6 where the case studies are presented.
Camera tracking sensor networks have spawned quite some interest in the sensor network com-
munity.erefore I would like briey reference related work for the sake of the interested read-
ers.
Obviously, the most common use case is surveillance [56, 37]. Some authors focus on tracking
humans [15, 33] and go as far as recognizing gestures [33]. Power consumption is especially
important in camera tracking due to the high data rate of image sensors.is publication [152]
looks intro distributed coordinated power management for example. A small microcontroller
is quickly overwhelmed by the amount of acquired image data.is insight motivated the au-
thors of this publication [36] to investigate FPGA based implementations. Accuracy in camera
tracking requires calibration which has been looked into, in this publication[12]. Another in-
teresting publication [12] takes a high level specication and derives the camera specication
and parameters from it.
In this thesis the design space exploration is focused on the sensor node hard- and soware
and the assessment of their power consumption.
3.2 Distinction: Basic and Advanced Sensor Nodes
In this thesis a distinction is made between basic and advanced sensor nodes.
Basic sensor nodes only have a bare minimum of functionality whereas advanced sensor nodes
have highly complex and specialized architectures. Figure 3.2 shows a scale with representative
sensor nodes arranged by their capabilities:
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Figure 3.2: Basic sensor nodes have little computational power. Advanced sensor nodes may
havemultiple dedicated processing elements assigned to a specic tasks. Along with
the computational power comes more memory, more complex operating systems,
additional high data rate radios and elaborate power management.
e Mica2 and Telos-B (see pages 12 and 14 ) are good examples for basic sensor nodes.ey
have little memory and computational resources. Subsequently, their system soware has a
strong focus on minimal code size and a small (run time) memory footprint (see page 20 ).
e SunSPOT (see pages 15 ), the WINs series and a hypothetical CameraNode1 sensor node
are examples of today’s advanced sensor nodes. eir hardware is capable enough to run em-
bedded versions of the Java virtual machine or Linux. As a side eect large amounts of existing
32-bit soware components are accessible.
To preserve power eciency advanced sensor nodes may use:
1) Computational accelerators - Digital signal processors (DSP), application specic processors
(ASIP) or eld programmable gate arrays (FPGAs) for example. ese accelerators can carry
out signal processing tasks much more ecient than a microcontroller. Microcontrollers oen
lack elementary functional units like an integer multiplier.
Advanced sensor nodes may still use microcontrollers for simple tasks such as power man-
agement. Computational intensive tasks such as audio- and image-processing - for example -
are best mapped to specialized digital signal processors, application specic processors or even
custom hardware (as mentioned before).
2)e multitude of power modes in advanced sensor nodes allows the system soware to in-
crementally power down memories and processors. Advanced sensor nodes can even attain
power consumption levels comparable to basic sensor nodes when in (deep) sleep mode. e
SunSPOT sensor node is a good example - see page 16 et seq.
e CameraNode2 is a place holder for future sensor nodes. It is not unrealistic to predict
multi-core and GPU-powered sensor nodes. Upcoming consumer mobile phones will have
these accelerators soon and thus lower the costs and propel architectural design advancements
like die-stacking for example.
is thesis is concerned with the design space exploration of basic and advanced sensor nodes
with a focus on latter. e modeling of future sensor nodes like the CameraNode2 would go
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beyond the scope of this thesis and would have impeded a realization of the design space ex-
ploration platform. e system vision of the design space exploration platform is introduced
in the following section.
3.3 The Envisioned System: A Flexible Design-Space
Exploration Platform for WSNs
e envisioned system (also referred to as system vision in this thesis) is a exible design space
exploration platform for wireless sensor networks which supports the designer by assessing the
performance and power consumption.
Figure 3.3 shows the envisioned system or system vision.e soware components are shown
in the middle.ey encompass the application- and system-soware components.
e system soware consists of libraries, hardware device drivers and some kind of operating
system.e hardware components are shown on the le side.ey interface with the soware
components in the middle. A certain hardware component may have multiple types. ere
may be dierent types of radio transceivers, sensors and power sources for example. More
important is the fact that hardware components may be simulated or real. us the designer
has the freedom to choose the type and manifestion of each hardware component.e choice
may depend on the planned evaluation or the stage the design has reached.
e right side of the gure shows the environment. Again some components are real and some
are simulated depending on the simulation conguration.
At the bottom center of the gure is the evaluation domain. Depending on the conguration
of the system the power consumption of a component is measurable or must be estimated.
e hardware- and environmental-components vary in accuracy and simulation speed. As in-
dicate before, the designer has to decidewhich components are accurate enough for the planned
evaluation.e data that is gathered from the real components can be considered as a ground
truth. Based on this data simulation models must be parametrized and rened.is process is
called simulation validation.
Real sensor readings may be saved and injected into non-real simulation components instead
of synthetic data. Synthetic data may be necessary to model dangerous or rare phenomena -
for example a re or an explosion.
Some aspects of the environment are hard tomodel accurately in simulation or take a long time
to compute.is is especially true for radio communication.e challenges of modeling radio
communication have been discussed on page 37 et seq.
In the envisioned platform an additional method is oered.e systemmay interface with real
radio transceivers. For some assessments this may be the preferred method to acquire credible
results on wireless communication experiments.
69
e Envisioned System and Methodology
Figure 3.3:e gure shows the envisioned design space exploration platform for wireless sen-
sor networks. Application- and system-soware components may interface with
real- and simulated hardware components. e environment where sensor data is
acquired and radio waves propagate may be real or simulated. A sensor node pro-
totype composed of real- and simulated components shall be assessable in its per-
formance and power consumption. For real components by measurement and in
simulation by estimation.
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Virtual hardware components on the other hand are easier to create or get hold o. Unlike their
real counterparts their design time parameters can be sweeped in simulation.us in the early
stages of the design space exploration it is advisable to start owith non-real or virtual hardware
components. In the later stages of the design when timing - for example - becomes important
then it is desirable to interface with real hardware components. In a camera tracking sensor
network this may be the case if time synchronization over the radio link must be evaluated.
Time synchronization is especially important in a camera tracking sensor network because the
acquired images must be time tagged before propagation.
Since sensor nodes oen rely on limited power sources none of the sub-systems may introduce
ineciencies. Hence a holistic design is required. e design space exploration platform allows
the designer to build up a system from simulated components which can be gradually rened
with real components to increase the accuracy of the assessments.
e data supplied by the design space exploration platformmust provide comprehensible feed-
back for the designer - especially for the pivotal metric, the power consumption.
3.4 Methodology
e system vision has been laid out in the previous section.is section outlines the method-
ology followed in this thesis.
Figure 3.4 visualizes the methodology. First the design space of wireless sensor networks is
investigated. e investigation is structured into the following design domains: computation,
communication, sensing and power supply. To limit the scope of the thesis and increase the
usefulness of the planned design space exploration platform it has been decided to focus on
two domains: computation and communication.
Sincewireless communication is the distinguishing feature ofwireless sensor networks it is given
special attention.
Based on the requirements and ndings a design space exploration platform for wireless sensor
network has been conceived. It consists of a hard- and soware driven platform. ey are
referred to as the Hyperion- and Sensim platform.
Hyperion and Sensim will be used to conduct several case studies to demonstrate their capabil-
ities.e tasks range from (cycle accurate) power measurements, sensor node system-on-chip
(SoC) optimizations to design ow extensions.
Aer the case studies the conclusion follows where the thesis is summarized.en the chapter
closes with an outlook.
is chapter has introduced the system vision and the methodology followed in this thesis.
e following chapter investigates the design space of wireless sensor networks. Aerwards
the reader will have a better understanding of the vast number of design choices involved in
wireless sensor networks.
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Figure 3.4:e gure shows themethodology followed in this thesis.e design space for wire-
less sensor networks will be investigated to outline the range of design choices.e
design domains computation, communication, sensing and power supply will be in-
troduced.e focus - in this thesis - is on computation and communication. Based
on the requirements a design space exploration platform will be conceived which
consists of a hardware- and soware driven platform. Several case studies will be
carried out.ey encompass sensor node hardware architectures, architectural op-
timizations, power measurements and a design ow extension to compute a custom
metric.
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e design space of wireless sensor networks is vast. is chapter gives an overview over the
design space of wireless sensor networks which ranges from the network- to the node-level
where hard- and soware components for sensing, computation, communication and power
supply have to be chosen.
Especially, advanced sensor nodes which have been introduced in the previous chapter enlarge
the design space. Compared to basic sensor nodes they have additional hardware components
like wide band radio transceivers and high-bandwidth sensors which require sucient compu-
tational power and memory.
e focus in this thesis is on the design space exploration of computation and communication.
For the sake of completeness other aspects like sensing and power supply are included as well.
e communication layers are dissected and discussed in depth.
e chapter closes with a summary.
4.1 Overview: Design Space of WSN
Sensor networks have a wide range of applications as we have seen in the rst chapter. Both the
network- and the sensor node-design must match the application’s requirements in communica-
tion, computation, sensing and power supply. e focus of this thesis is on the computational-
and communication domain.
e design of the computational domain is an embedded, computer architectural challenge
with a focus on low power design. e storage and buering of data is also accounted to the
computational domain in this thesis.
e distinguishing feature between embedded systems in general and wireless sensor networks
specically, is the wireless communication.erefore, wireless communication is given special
attention is this chapter.
4.1.1 Communication - Radio Transceiver
Figure 4.1 shows that a sensor network may be composed of dierent sensor node- and radio
link-types. Certain properties of a radio link are decided atdesign time and some canbe changed
at run time through re-conguration.
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Figure 4.1:e design space of a sensor network and its nodes is vast.e network can be com-
posed of dierent sensor node- and radio link-types. An individual sensor node can
have various processing elements for computational tasks as well as memories to
buer and keep data.e dierent radio link types are realizable by multiple radios
and their conguration settings. It is also conceivable that a soware dened ra-
dio implements multiple radio link types - even simultaneously. Depending on the
power needs and environmental conditions dierent power sources may be applica-
ble. e choice of sensors is subject of the application requirements. All hardware
components have in common that they are control- and congurable by soware.
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e exibility of the radio transceiver determines the exact partitioning:
Low cost transceivers are oen very rigid and can only vary a few parameters e.g. the output
power. Due to the analog nature of the radio circuitry and the antenna it is oen the case that
the frequency range is constrained.
Only soware dened radio [137] transceivers can vary most parameters at run time. is im-
mense exibility incurs extra run time overheads due to the soware based signal shaping and
ltering. Additionally, the hardware must be capable of receiving and sending signals over a
wide spectrum. is involves special lters, ampliers, high-speed A/D-D/A conversion and
broadband antennas.
us upfront, soware dened radio (SDR) transceivers are likely to be much more power
intensive than conventional radio transceivers. Conventional radio transceivers can be built
from optimized analog parts; for example highly selective antennas and lters.
Nevertheless, it is conceivable that a carefully balanced SDR radio which exploits its cong-
urability to adapt to environmental conditions can amortize its higher power costs. SDR is
interesting from a research perspective since computation costs can be traded for gains in ra-
dio communication performance [91].
More realistic - however - is a sensor network which standardizes around one or two conven-
tional radio transceivers. For example: a narrow-band and wide-band radio transceiver.ey
need not be in every sensor node though.
Narrow band radios are suitable for control- or low data rate sensing-tasks. A wide band radio
is appropriate if high data rate sensor data must be forwarded frequently. A good example is a
camera tracking sensor network where images of the tracked object must be quickly exchanged
between involved sensor nodes.
4.1.2 Computation - Processing Elements
Sensor- and arriving-data (e.g. radio packets) must be processed. For power eciency it is
important that the designer picks a suitable processing elements for each task.
Similar to soware dened radios there is a choice between optimized but xed (DSP / ASIP1)
- and congurable processing elements (CPLD, FPGA).
For standard signal processing tasks like ltering, FFT and signal synthesis a wide range of
digital signal processors (DSPs) are available. Many of them have special support for video- or
audio-applications. It is imaginable to use FPGAs in sensor nodes but they will always be less
power ecient than ASIC implementations.
FPGAs may be attractive for two reasons though: rstly, for a small amount of sensor nodes
they are cheaper and secondly it may be possible to exploit their run-time recongurability
1ASIP=Application Specic Instruction Set / ASIPs are processors with application specic instruction set ex-
tensions. A DSP specialized at processing image data can be considered an ASIP processor.
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to oset their high power consumption. Swapping coarse grained (xed) function blocks in-
an out of a small FPGA is a good example for saving power. Bigger gains are more likely if a
ne-grained hardware can be assembled at run time to handle many (unforeseeable) operating
conditions. In a camera tracking sensor network - for example - a hardware module could be
composed at run time which matches a particular image pattern very eciently.
FPGAs though very interesting as a recongurable computing fabric are out of scope since this
thesis is concerned with design space exploration at design time - not at run time.
Currently, most sensor nodes are based onmicrocontrollers or DSPs. Depending on the sensor
nodes capabilities they range from 8 to 32 bits (see pages 12, 14 and 15). Except for the tiniest
sensor nodes it is common to have more than one processing element (e.g. SunSPOT page 15
and WINS-NG on page 68).
e task mapping is usually static: an application processor, a power management processor, a
signal processing processor and a protocol processor. Most sensor nodes have a combination
of two and not all of them.
In the related work a number of custom sensor node SoCs (system-on-chip) where referenced
on page 60. ese designs had a special focus on ultra low-power -data rate radio communi-
cation. Besides radio communication it is conceivable that future sensor node SoCs provide
other high-level architectural features to support routine tasks in sensor nodes.
One example would be automatic coordination of sensor data acquisition and dissemination
in the network without processor involvement. Another opportunity could be o-loading net-
work maintenance tasks from the MAC- and routing-layer into dedicated hardware.
All operations require access to some form of memory.erefore, a lot of challenges are to be
found in memory access optimizations. For example: specialized low power caches for data-
and instructions or automatic scratchpad memory management.
e following section looks into thememories itself and outlines their design space parameters.
4.1.3 Computation - Data Storage and Caching
A sensor node has various requirements to its memories. Non-volatile memory is required to
store program codes, conguration data, event-logs, (accumulated) sensor readings and part
of the system state.
Volatilememories are needed as scratchpad or cachememories during active phases andmay be
put into data retention modes to bridge (shorter) phases of inactivity (see page 25 for example).
A wide variety of memory types are available: e.g. SRAM, DRAM, NOR/NAND-FLASH,
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MRAM2, FRAM3 or have been announced such as: PRAM4, NRAM5 and PMC6.
Memories vary in power consumption for standby/active, read/write7 accesses and have dier-
ent power-on/o transition times, capacities and volatility. By cleverlymanaging the placement
of data at run time, performance and power consumption may be matched with the character-
istics of the dierent memory types.
Current technology already allowsmore than eight (memory) dies to be combined into a single
package (MCP = Multi Chip Packages). Other approaches combine dierent memory types
on the same die or on the top- and bottom-side8. e dierences in packaging inuence the
physical dimensions and the performance of memory accesses (bandwidth, latencies) as well
as power consumption.
Some novel memory types are especially interesting for sensor node designs. e SRAM-like
memories (MRAM, FRAMor PRAM tomention a few) could be used to keep the state between
duty cycles. Since those memories - unlike conventional SRAM - are non-volatile they can be
easily powered down to save power.
In the related work the concept of duty-cycling has been introduced on page 14 et seq.
In the discussion of the SunSPOT design (”SunSPOT - Power Consumption and Eciency”)
on page 17 it became obvious that a single, volatile pseudo SRAM memory (which keeps the
entire system’s state), exhibits the highest power consumption in sleep mode. A hardware- and
soware architecture which is able to exploit features of dierent memory types may be able to
perform as good or even better.
4.1.4 Sensing
Generally, the choice of sensors and actuators which interface with the environment are highly
application dependent.
Traditionally, general purpose sensor nodes have few or no on-board sensors (see pages 12, 14
and 15 ) but they usually provide connectors for plugable sensor boards.
A variety of sensor technologies and types are available for sensor networks:
MEMS (Micro-electromechanical systems) based sensors are deemed crucial for the adoption
of large scale sensor networks due to their expected advantages in size, power consumption
and especially cost. Ultra-low power acceleration- and pressure sensors are already in mass
2MRAM =Magneto-resistive Random Access Memory http://everspin.com/
3FRAM = Ferroelectric RAM http://www.ramtron.com
4PRAM = Phase-change memory
5NRAM = Nano-RAM
6PMC = Programmable metallization cell
7For FLASH memory - for example - the number of writes is limited due to the wear.
8Samsung Flex-OneNAND and OneDRAM / BeSang
77
Design Space of WSN
production [117, 118]. More futuristic applications of MEMS include optical communication
with lasers and mirrors [143].
Smaller scale networks can still provide a wide coverage with more power-intensive and costly
sensors. An extreme example would be a sensor network composed of satellites.
A more realistic example are camera tracking sensor networks (see page 67).eir image sen-
sors have a variety of settings like frame rate, resolution and color depth. If an image sensor
can be tilted and panned then the coverage and tracking performance can be improved even
further. In this case even the sensor has a wide design space which has to be explored.
Unlike many simple sensors an image sensor provides a 2-dimensional signal and thus puts
higher demands on the computational components and the memory architecture. If image
data must be exchanged between nodes then this must be considered in the choice of radio
communication as well.
ere is virtually no limit in the type of sensors which can be used. Even laser scanners - for
example - have already been used in mobile sensor nodes to monitor large areas of interest9.
4.1.5 Power Sources
e designer has to carefully design the power supply system tomatch the power source(s) with
the environment and the application’s requirements.e network’s life time and the quality of
service (QoS) depend on a well-designed power supply system.
Shadrach Roundy (UC Berkeley) wrote in his PhD thesis10 [114] that the challenge of powering
wireless sensor nodes can be tackled in three ways:
1. Improve the energy density of storage systems
2. Develop novel methods to distribute power to the nodes
3. Develop technologies that enable a node to generate or “scavenge” its own power
(3) Shadrach (2003) has published results on solar- and vibration-powered radios [46, 16]. Es-
pecially in [16] he has shown that vibration powered sensor nodes are viable if the vibration
spectrum which is encountered at deployment can be matched.
Micro generators like micro fuel cells (hydrogen, hydro-carbon or alkaline based e.g.), thermo-
electric generators, micro-heat engines or even radio active power sources have been proposed
as well. In [128] the authors have shown that it is feasible to power a sensor node with a ther-
moelectric generator which turns thermal- into electrical-energy.
(1) Currently, most sensor nodes are powered by consumer batteries. Recent advances (2008)
in nano-technology may yield a ten-fold increase in battery capacity [18]. is broadens the
scope for sensor networks which rely on batteries as their primary energy source.
9http://www.bosch-sicherheitssysteme.de/de/systeme/systemloesungen/gelaende/index.htm
10A book has been created out of the PhD-thesis [119]
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Figure 4.2:e IEEE802 standard divides the media layers into 3 sub-layers.e physical layer
is responsible for the bit-level transmission. e data link layer in IEEE802 is split
into logical link layer (LLC) and media access control layer (MAC).e MAC layer
coordinates themedia accesswhereas the LLC layer dealswith ow control and error
recovery or -correction.e network layer handles path determination (routing).
Ultra-capacitors have also been considered as power sources for sensor nodes. ey have a
higher energy density than normal capacitors but less then batteries. Unlike batteries, capaci-
tors can be charged and dischargedmuchmore quickly and alsomore oen (millions of cycles).
(2) At the MIT (Massachusetts Institute of Technology, Cambridge) a group of researchers has
successfully transferred energy wirelessly over short distances (a 60W light-bulb was lighted
over a distance of 2 meters). eir ecient approach is based on resonant coupling and does
not spread the energy in the free space [9, 76] (2007-2008). A further advantage is that it does
not require a free line of sight.us it is - for example - possible to power sensor nodes which
are submerged in a tank where they monitor chemical reactions for example.
In [109] and [119] the various (design) trade-os of energy sources and power scavenging are
discussed in detail.
4.2 Communication Layers
e design of the communication system is crucial to the success since the performance of the
radio communication determines the quality of service (QoS) and power consumption of a
sensor network.
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e design space of awireless network stackmay be structured according to the IEEE802-model
as shown in Figure 4.2. IEEE802 encompasses the three lower layers of theOSI-model and splits
the (2) second layer into two sub-layers, (2b) and (2a).
e lowest layer is the physical layer (1). It is responsible for the bit-wise transmission over a
media (in this thesis wireless).
On top of the physical layer is the (2) data link layer (node-to-node communication) which
is composed of the MAC (media access control, 2b) and LLC (Logical Link Layer, 2a). Latter
provides multiplexing and ow-control.eMAC-layer controls the access to a shared physical
medium. In a contention based network packet collisions may be avoided and detected and in a
channel based (circuit switched) network multiplexing on the physical layer is employed. Many
(real-life) networks have features of a channel- and contention based network .
e network layer (3) handles the source to destination packet routing.
All IEEE802 standardized communication system adhere to this layering (e.g. ZigBee, Blue-
tooth, WiMAX). Many publications in the sensor network community do not. Nevertheless,
the classication is still helpful and necessary. e information compiled in the discussion of
the individual layers has been compiled from a numerous number of sources. e interested
reader is hereby referred to [73, 96, 47, 100, 144, 115, 30, 17, 65].
4.2.1 Physical Layer
Radio signals are inherent analog and must be modulated to carry digital signals. is can be
done by varying phase, amplitude and frequency of a carrier signal (FSK, ASK, PSK11). Besides,
these elementary modulation schemes are many more. ey vary in spectral eciency, sensi-
tivity to noise and modulation / demodulation eort.
Before the signals are modulated they are suitably encoded for transmission: Channel coding
deals with forward error correction (FEC), error detection and interleaving12. FEC codes can
be grouped into: convolutional-, block- and turbo- codes. Convolutional codes have lower
latencies than block- and turbo-codes. Block codes are xed length channel codes and can be
eciently implemented in hardware (BCH-codes e.g). Turbo codes are computational intensive
but come close to the Shannon limit which means that they are most ecient at transmitting
data over a noisy channel.
Communication on the physical layer can be full- or half-duplex. Frequency-division duplexing
(FDD) allows two nodes to communicate simultaneously over two dierent channels (frequen-
cies). Full duplex can also be emulatedwith time divisionmultiplexing (TDM) and is known as:
Time-division duplexing (TDD). Latter is commonly found in sensor networks due to simpler
hardware realizations.
11Frequency / Amplitude / Phase - Shi Keying
12Interleaving makes error correcting codes less susceptible to burst errors.
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A good example of a physical layer for wireless sensor networks is the IEEE802.15.4 standard
[124]. It is used in ZigBee (see Section 4.2.4)
4.2.2 Data Link Layer
e media access control in the data link layer controls access to the shared physical medium.
In a contention based network, packet collisions may be (1) avoided and detected and in a (2)
channel based (circuit switched) networkmultiplexing on the physical layer is employed.
(1) Inwireless networks the common channel accessmethods areCDMA(code divisionmultiple
access), FDMA (frequency divisionmultiple access) and TDMA (time divisionmultiple access.
eoretically, they have the same spectral eciency. However, their implementation oermany
dierent trade-os:
In CDMA (coded) signals are spread over a frequency range and can be transmitted simultane-
ously. A desired signal can be recovered by applying a unique code sequence to the signal mix-
ture.is requires that each signal has roughly the same power level at the receiver(s). Another
challenge is the susceptibility to the near-far problemwhere a remote transmitter is blocked out
by a close one. An advantage of CMDA is that it’s spread-spectrum property makes it more im-
mune against multi-path fading (see also 37). A further, advantage of (asynchronous) CDMA is
that it does not require channel access coordination when (many) nodes transmit infrequently
and overall interference remains low.
In FDMA the spectrum is divided intomultiple channels.e challenge here is to leave enough
space (guard band) in between due to non-ideal lters and frequency shis (e.g. Doppler shi
caused bymoving nodes).e frequency separationmakes FDMA less sensitive to the near-far
problem but requires ecient lters to separate the channels suciently. OFDM (orthogonal
frequency-division multiplexing) uses multiple (orthogonal)13 channels to transmit data. Nar-
row band distortions can thus be compensated by channel interleaving.
TDMAuses a single channel and organizes the access by dividing the access in time slots which
requires precise synchronization. A guard time is allotted between slots to compensate for small
timing deviations. An advantage of TDMA is that a node may sleep between their slots.
In TDMA the time slots must bemanaged, in FDMA the channel usage and in CDMA the code
assignment. All three methods may also be combined in various forms.
For the sake of completeness I would like tomention that the channel access can also be divided
spatially which is known as SDMA (space division multiple access). is requires directional
antennas or beam forming. Beam forming can be realized with antenna arrays.
(2) In a contention based network packet collisions may be avoided and detected. A well known
and widespread protocol is CSMA/CD (Carrier Sense Multiple Access with Collision Detec-
tion). Before transmission the sender listens on the channel and proceeds only if the channel is
free. However, it is still possible that two nodes start transmitting simultaneously. If a collision
13is property allows OFDM to be eciently implemented using the fast Fourier transform (FFT).
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is detected then the involved nodes wait for a random period before they engage in the retrans-
mission. CSMA/CA is oen found in sensor networks alongside with channel multiplexing.
Examples: WiseMAC [45] is an energy ecient CMSA based MAC protocol for sensor net-
works. Like many other protocols nodes periodically listens for preambles. e novel idea
behindWiseMAC is that the listening schedule is propagated between sensor nodes to dynam-
ically scale the preamble length. SyncWUF [121] is based on WiseMAC and aims to perform
better by cutting down the wake-up preamble lengths even further. If the wake-up schedule
of a neighbor node is up to date then a short preample is sucient. Otherwise SyncWUF uses
multiple short signals. ese wake-up signals - unlike a normal preample - carry more infor-
mation to aid the wake-up process. S-MAC [112] - from the University of Southern California
is not a pure MAC protocol since it also takes over functionality usually found in other layers.
In addition to media access it engages in topology and synchronization. In S-MAC nodes lis-
ten for a certain time before they decide to become a synchronizer or follower. Latter, follow
a schedule broad casted by the synchronizer. S-MAC saves power by periodically alternating
the synchronized nodes between sleep and active mode. B-MAC [105] from the University of
California, Berkeley is an adaptive MAC protocol which supports collision avoidance (CA). If
a network is unloaded the duty cycle can be stretched to save power at the cost of increased
latency and lower throughput.
4.2.3 Network Layer
On the network layer the data is packetized. When a packet is ready for transmission on the
physical layer it is called a frame and consists of a preample, a synchronization word, a length
eld, an address eld, a data-eld and a check-sum (see for example [67]). In [155] it is shown
that the packet reception rate is theoretically higher for smaller packets.is depends - however
- on the error correction as well as the signal-to-noise (SNR) ratio. One disadvantage of smaller
packets is the reduced ratio between (useful) payload and header elds.
Once a packet has been assembled it can be routed through a (multi-hop) network from its
source to its destination. e challenge in routing is to nd a suitable path. Routing can be
centralized or decentralized. Latter is coherent with the characteristics of a sensor network
but may lead to local and thus sub-optimal decisions. e topology is an important factor. If
the network is xed static routing can employed. Dynamic routing can handle networks with
frequent node failures andmobile nodes.erefore, dynamic routing requires ametric to guide
the path selection (e.g. latency, load). Changes in the network can be propagated proactively
or re-actively. Latter is better in networks which are mostly static.
Examples: Wendi Heinzelman from the Massachusetts Institute of Technology has published
two well known routing algorithms in the wireless sensor network community: SPIN [58] and
LEACH [59]. Deborah Estrin’s (Professor at UCLA and director of the CENS14) students have
contributed directed diusion- and rumor routing [68, 14]. TEEN [92] is an example for a
reactive routing protocol.
14Center for Embedded Networked Sensing http://research.cens.ucla.edu/
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For a camera tracking network geo-routing protocols are an interesting choice [70]. LAR (Loca-
tion-Aided Routing) [78] is a reactive protocol, LAAR (Location-based Adaptive Ad-hoc Rout-
ing) [151] forms a cluster based hierarchy and GOLI (Greedy On-Demand Routing Scheme Us-
ing Location Information for Mobile Ad-Hoc Networks) [98] - unlike LAR - does not ood the
network and thus reduces the number of messages. GPSR (Greedy Perimeter Stateless Routing
forWireless Networks) [77] uses an greedy algorithm tomake local routing decisions based the
neighbors position.us it can quickly recover from topology changes. PSGR (Priority-based
Stateless Geo-Routing inWireless Sensor Networks) [150] is a volunteer forwarding routing al-
gorithm, where the packet holder does not decide who forwards next. Instead nodes volunteer
depending on their geographical position.
4.2.4 Example: ZigBee and IEEE 802.15.4-2007
e enumeration of radio design choices in the previous sections ought to have made clear that
the design space for a wireless radio communication is vast.us wireless communication can
be tailored in many details to the specic requirements of an application.
For general purpose, low-cost and low-data rate sensor networks the ZigBee specication suite15
has been proposed:
It uses the IEEE 802.15.4-2006 standard [124] which species the physical- and media access
control layer.e (channel) access method can be time slotted or CSMA/CA16 based.e data
rate, modulation and number of channels depend on the frequency range (868-868.8 MHz,
902-928 MHz, 2400-2483.5 MHz).e maximum data rate is 250 kbit/s.
For increased robustness DSSS (direct sequence spread spectrum)17 is used to reduce the eects
of narrow band distortions. In DSSS the signal is spread over a (wide) frequency range. Besides
DSSS, two other spread spectrum technologies have been included in the latest version: ultra
wide band (UWB) and chirp spread spectrum (CSS).ese two enable localization to be re-
alized as part of the radio link due to their special physical properties. For applications which
require localization this may be the deciding factor.
Of course, RSSI based localization is still possible with the currently assigned frequencies [23,
24].
IEEE 802.15.4 species two topologies: star and peer-to-peer.e star topology requires a cen-
tral node (= limited scalability). e peer-to-peer topology can have an arbitrary shape and
requires routing. A routing algorithm is not (yet) specied in IEEE 802.15.4.
However, two routing protocols seem to be associated with ZigBee18: ad-hoc on-demand dis-
tance vector (AODV) [101, 103] and neuRFon19. ey are not referenced in the current spec-
15http://www.zigbee.org
16CSMA/CA=Carrier Sense Multiple Access/Collision Avoidance
17DSSS is also used in CDMA.
18According to Wikipedia and various lecture slides on the WWW.
19http://www.motorola.com/content.jsp?globalObjectId=290
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ication. us the vendor-interoperability of multi-hop enabled sensor nodes is unspecied in
ZigBee.
It remains to be seen if the (interoperability) features and the customizability of ZigBee t the
user’s needs in the long term. An undisputable advantage is that a standard enables 3rd-party
tool support20. Examples of sensor networks that use ZigBee can be found in [19, 20, 148].
4.3 Summary
e previous sections (4.1.1-4.2.4) have shown that the design space for a sensor-node and -
network is quite vast:
We have seen that in the computational domain the designer has to pick suitable processing
elements and (on-chip) interconnects as well as memories for caching and storage. Especially
memories come in a variety of dierent technologies (SRAM, FLASH, DRAM, MRAM21 for
example) - each with its on unique characteristics.
Signal processing requires processors with numerical units. For control simpler processing
elements are oen sucient. Besides functional aspects it is oen also important to consider
non-functional aspects like the maturity of a compiler.
e design space of the communication subsystem has been divided into three layers: physical,
data-link and network layer. e separation is not xed. So called cross layer optimizations
cross the boundaries and oen promise power savings.
If a WSN-standard like ZigBee - for example - has been chosen then many parameters of the
communication domain are xed and cannot be subject of the design space exploration process.
e advantage of a communication standard is (a higher chance of) interoperability. It depends
on the application requirements if a standard has to be considered.
Another industry consortium22 which shall be mentioned here too, even promotes the usage of
the Internet protocol (IP) in control- and sensor networks.e Internet protocol has certainly
not been designed with sensor networks in mind. Its ubiquity - however - suggests that sensor
nodes can be integrated smoothly with existing infrastructure ( = functional requirement ).
Again, the requirements may justify possible ineciencies in the communication domain if a
standard must be used.
e sensing domain is highly application specic and has implications on the computational
and communication domain which must process and communicate the sensed data. A good
indicator for the required performance (computational- and communication domain) of a sen-
sor node is the sensor’s data rate. Since the acquired data is likely to be stored, processed or
streamed into the network at a similar data rate.
20http://www.opnet.com (ZigBee MAC-Layer)
21Magnetoresistive Random Access Memory
22http://www.ipso-alliance.org/
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Last but not least, the power supply subsystem and its sources are important in regard to the
network’s performance and life time. Sometimes energy can be scavenged from the environ-
ment. In such cases the design may become dependent on the environmental conditions. A
sensor network that scavenges solar energy - for example - could exhibit a day time andweather
dependent performance prole.
A designermay easily be overwhelmed with design decisions. Not only due to their sheer num-
ber but also due to their manifold interdependence. ere is a strong relationship between
genericity, specialization and power eciency in WSNs. e designer must nd a balance to
meet the requirements.
Unlike the automotive or mobile phone industry there are no well established segments and
platforms (yet) which could serve as baseline.
e following chapter presents a exible design space exploration platform for wireless sensor
networks which aids the designer by providing feedback on power consumption among other
features.
e design space exploration platform allows the computational domain to be freely dened
without changing the hardware physically.us dierent hard- and soware architectures can
be explored within a reasonable amount of time.
e communication domain may be explored in simulation or by interfacing with real radio
transceivers. If a real radio transceiver is used then it becomes possible to connect to a real
sensor network. Subsequently, the communication performance can be assessed under (more)
realistic conditions.
One of the most important aspects: the power consumption of a sensor node, can be esti-
mated in simulation andmeasured when real hardware components are interfaced.e design
space exploration platforms supports the exploration of the computation-, communication-
and sensing-domain.
e concepts, algorithms and mathematical underpinnings of the design space exploration
platform are covered in the following chapters.
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5 A Flexible Design Space Exploration
Platform for WSNs
In this chapter the design space exploration platform is introduced.
First, the overall design ow is presented. en the design space exploration platform, which
is integrated into the design ow. e platform consists of a hard- and soware driven part.
ey allow the designer to build models of wireless sensor networks with real- and simulated
hardware components.
e hardware driven platform is calledHyperion. It can be extended with explorationmodules.
e exploration modules are equipped with real hardware components. e memory explo-
ration boardeia (for advanced sensor nodes) is a good example for a custom exploration
module.eia has been designed to enable the exploration of the memory sub-system.
e exible hardware driven platform has a comprehensive power measurement support.e
measurement setup is explained in detail as well as themathematical background behind it.e
power measurement sections cover average- and cycle accurate-power measurements. Cycle
accurate powermeasurements are a special feature of Hyperion (the hardware driven platform)
which allows the power consumption of a single clock cycle to be measured.
e soware driven platform Sensim complements the hardware driven platform. First, Sen-
sim’s exible design ow is introduced then its architecture. e architecture of the soware
driven platform splits node- and network-level simulation. A key feature of Sensim is the di-
vision of simulation and evaluation. e benets are extensibility and exibility. e energy
estimator within Sensim - for example - is decoupled from the simulation component. e
energy estimator computes hierarchical energy break-downs.e energy break-downs can be
organized in designer dened categories. Categories may be routing or signal processing for
example.
is chapter is the basis for the case studies in the following chapter. It ends with a summary.
5.1 Overall Design Flow
Before we delve into the architecture, concepts and design decisions related to the hard- and
soware driven exploration platform, it is necessary to understand the overall design ow. Fig-
ure 5.1 visualizes the iterative design space exploration process. e designer is mainly con-
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Figure 5.1:e gure illustrates the high level design iteration process. e designer is mainly
concerned with two domains: the application specication- and system design-
domain. If new hard- or soware-components are introduced then it is necessary
to adjust and rene the simulation models (modeling domain). Once the application
has been specied a system may be constructed and can be assessed by the hard- or
soware driven exploration platform. Both approaches have trade-os in accuracy,
exibility and simulation speed. e designer has to decide which aspects need to
be evaluated at a certain design phase. e measurements obtained with the hard-
ware driven platform are used as input for the soware driven simulation platform.
ese inputs are needed to adjust parameters and to rene simulation models. e
designer has to adjust the constrains and parameters of the application or may also
rene the hard- and soware components.
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cerned with two domains: the application specication- and system design domain.emodel-
ing domain encompasses simulation models of sensor node components (processor, battery -
for example) and environmental phenomena (terrain, sun ray intensity, radio wave propagation
- for example).
In the application specication domain the designer must provide the system constrains like
available energy - for example. But also the application requirements and specications of hard-
ware- and soware components.is includes interface and behavioral specications.
In this thesis it is assumed that the energy constrains are key to the success of a wireless sensor
network design. Constrains imposed by regulations like limited transmit power or compatibil-
ity with the IP-protocol/ZigBee or available design time or usage of existing infrastructure are
not a concern in this thesis.
Application requirements can be divided into functional and non-functional requirements (see
Figure 5.2 to see where various requirements may map to).
Non-functional requirements are for example: cost, safety, security, reliability, performance /
power eciency and scalability. Many of the self-x properties apply to sensor networks as well1.
In hardware non-functional requirements oen require trade-os between area and perfor-
mance and in soware components between performance and memory consumption.
e functional requirements specifywhat the userwants the system to accomplish. For example
to track objects like in the central application theme on page 65 et seq. Another example is the
required indoor/outdoor-range of the wireless transceiver.
To dierentiate between the requirements it is advisable to prioritize them so that a designer or
design tools can consider trade-os. A so called traceability matrix can be constructed to visu-
alize the mapping of requirements to design artifacts. is helps to identify interdependence
and completeness.
Back to the gure: Components in the application specication domain can be hardware- or
soware-components or both:
Hardware components specications in the gure are either descriptions of physical chips or
non-tangible IP-cores like processors, interconnects or memories. Soware components spec-
ications describe the behavior and interfaces of soware modules. Common sensor node
soware modules provide compression, packet handling, routing, application logic and sys-
tem soware. Oen hard- and soware components form an unit when hardware components
come with accompanying soware drivers for conguration and control.
An operating system is also a component. It acts as a run-time integration platform (see page
25 ). TinyOS or SOS (page 20 et seq.) are good examples for operating systems in wireless
sensor networks.
1self-(organization, conguration, optimization, healing) and context awareness
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Figure 5.2:e gure shows functional- and non-functional requirements of a wireless sen-
sor network. e requirements may map to the network- or node-level and may
have physical or non-physical-manifestations. Physical manifestations are the sensor
nodes (their hardware components) and the network (topology) they form. Exam-
ples are a star or mesh topology. e node density is also an important feature.
Examples of hardware components are: radio transceivers, sensors or processing el-
ements (PE).e non-physical manifestations of requirements are soware compo-
nents which take over tasks on a node- or network-level. Cross-layer optimizations
may cross the node-network boundary. For example when local powermanagement
inuences routing decisions or the media access control (MAC) - layer (adaptive al-
gorithms).
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e Xilinx EDK2 is an example of a design time integration platform. It assembles parametriz-
able pre-built and custom - so- and hardware components into a fully functional hard- and
soware-system.
Some design time platforms generate hard- and soware source code components from higher
level specications. Examples are tools such as LabVIEW3,MATLAB / Simulink / Real-Time
Workshop4 and Esterel/SCADE5.
To assemble a system out of components it is important to have component interface speci-
cations. Examples for soware component specications are API-interfaces and for hardware
components signal-interfaces.
Back to gure:e (automated) design construction nally yields a concrete systemwhichmay
or may not meet the application requirements and design constrains.
e evaluation of the system is the focus of this thesis. Since power consumption is the crucial
metric in wireless sensor networks it is necessary to obtain detailed information about power
consumption.
Figure 5.1 shows that the designermay either use hard- or soware driven platform to evaluate a
wireless sensor network.e system vision on page 69 suggests a simulation based on virtual-
and real hardware components. In this thesis the assessment of a wireless sensor network is
therefore split into a soware- and hardware driven platform.
e soware driven design space exploration platform performs a full-system simulation and
the hardware driven design space exploration platform uses real time hardware-in-the-loop
simulation. e hardware driven design space exploration platform can interface with real
hardware components.
e system specication abstraction level diers between the hard- and soware platform.
e soware driven platform needs a functional hardware specication whereas the hardware
driven platform strictly requires a cycle accurate hardware specication. It is possible to use a
cycle accurate specication for both platforms or alternatively the designer may choose to gen-
erate a cycle accurate- and functional specication from another high-level specication.is
is possible with MATLAB/Simulink specications for example.
Unlike the hardware specication which may either be functional or cycle accurate there is no
dierence in the soware components - regardless of the platform.
Aer prototyping (Figure 5.1) themeasurement resultsmay be used as feedback to re-paramet-
rize or rene the simulation models. If the models are satisfying but the system performance
is not then the designer must proceed by adjusting the requirements, constrains or improving
the hard- and soware components.
2http://www.xilinx.com/ise/embedded/edk_docs.htm
3http://www.ni.com/labview/
4http://www.mathworks.com/products/simulink/
5http://www.esterel-technologies.com/
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e design iterations are carried out until the design space has been fully explored. Or - more
likely - a satisfying solution has been found.
5.2 Part I : Hardware driven Design Space Exploration
Platform
e following section introduces the architecture of the hardware driven design space explo-
ration platform Hyperion which has been conceived in this thesis. It enables cycle- and timing
accurate simulation of sensor node system-on-chip (SoC) designs without re-spinning a chip-
or board design. Unlike a soware driven simulator it can interface with real hardware com-
ponents.
Hyperion has actually been built and successfully tested. e schematics, layout and design
notes can be found in the appendix starting on page 145.
5.2.1 Hardware Architecture of the Platform
e system vision which has been outlined on page 69 et seq. pictured a exible design space
exploration platform that allows the performance and power consumption of a wireless sen-
sor network to be assessed. It furthermore emphasized a duality between simulated- and real
hardware components.
e hardware driven design space exploration platform Hyperion which has been developed
as part of this thesis supports the real time simulation of a sensor node system-on-chip (SoC)
design. It can interface with hardware components and therefore interact with its (real) envi-
ronment.
e soware driven design space exploration platform (page 106) on the other hand simulates
hardware components and environmental phenomena.
Hyperion has been designed to assess the computational-, communication- and sensing-domain
(see page 73 et seq. for a denition).e focus of this thesis is on the rst two domains.
e programmable logic and an (optional) memory exploration module enable the evaluation
of the computational domain. Radio transceiver- and sensor exploration modules are for the
evaluation of the communication- and sensing domain.
e hardware driven platform does not support the exploration of the power supply domain.
A programmable and congurable power supply exploration platform - if feasible - would be
quite interesting indeed. e exploration of the power supply domain could still be realized
within the constrains of the soware driven design space exploration platform (page 106 ).
A high level architecture diagram of Hyperion is shown in Figure 5.3:
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Figure 5.3:e gure shows the high level architecture of the hardware driven design space
exploration platform Hyperion for wireless sensor networks. e Hyperion board
(motherboard) has a programmable hardware fabric. A sensor node system-on-
chip (SoC) design may be loaded into the fabric within seconds. ere is no need
to re-spin a chip or board. Hyperion has extension ports which may be used for ra-
dio transceiver-, sensor- and memory exploration modules. e programmed SoC
can be executed in real time and interface with exploration modules (hardware-in-
the-loop concept). Compared to soware driven simulation Hyperion oers more
realistic wireless communication, accurate timing, real sensor data and power mea-
surement for each component - instead of estimations. More information about Hy-
perion can be found in the appendix (page 145 et seq.).
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Hyperion has a programmable hardware fabric.e fabric holds the sensor node SoC (system-
on-chip) design under evaluation.e designs can be changed within seconds instead of weeks
or months needed for a silicon chip or board re-spin.e fabric is wired to the extension ports
where radio transceiver-, sensor-, and memory- exploration modulesmay be plugged in.
Since power consumption is the crucial metric for the success of a wireless sensor network
it must be possible to measure and trace power consumption during the design space explo-
ration. Each component - be it on-board or o-board - has its own power supply to enable
undistorted average power measurements.e board has measurement resistors and plugs be-
tween the power supplies and hardware components so that external laboratory equipment can
be attached in multiple ways.
Depending on thewiring conguration it is possible to conduct voltage- or current based power
measurements. It is also possible to disable power measurements.
Since every important hardware component can bemeasured individually it is feasible to obtain
an accurate break-down of the system power consumption.
In addition to average power measurement Hyperion supports the cycle accurate power mea-
surement of the programmable hardware fabric. Cycle accurate power measurement gives in-
sights into the microarchitectural-level. is is necessary if parts of a sensor node system on
chip (SoC) design must be optimized (computational domain). An in-depth coverage of cycle
accurate power measurement can be found in the related work on page 103 et seq.
A limitation of the programmable logic is that its hardware structure is not comparable with
an ASIC.erefore, the measured power consumption gures must either be scaled or may
be compared relatively. For credible scaling it is necessary to acquire sucient measurements
from (a) real sensor node SoC-chip(s).
If a real sensor node SoC-chip is available then it can replace the programmable logic and be
measured directly.e measurements would then constitute a ground truth.
Due to time- and cost constrains no real sensor node SoC-chip has been realized. e power
measurements done with the programmable fabric have proved that the on-board circuitry and
the measurement setup work as expected.
If a sensor node SoC or parts of it were to be implemented in programmable logic thenHyperion
could obviously be used as is to assess the power consumption.
In Figure 5.3 the upper part shows the communication- and sensing-domain. Here the radio
transceiver- and sensing-exploration modules may be connected to the Hyperion board. For
the designer it is important to assess the communication performance under realistic condi-
tions since simulation of radio communication is still not accurate enough to omit measure-
ments.
A detailed discussion of the challenges encountered in radio communication can be found in
the related work on page 37 et seq. e vast design space of wireless communication domain
has been outlined on page 73 and a detailed discussion of the communication layers can be
found on page 79 et seq.
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Depending on the radio exploration module plugged into Hyperion the designer has a certain
set of run-time conguration choices which can be set by the application- and system soware
components. Since each connector of the Hyperion board has its own power supply and mea-
surement circuitry it is possible to measure the power consumption caused by communication
directly.
A exible ultra low power narrow-band transceiver has already been successfully used with
Hyperion. More information on the current radio transceiver explorationmodule can be found
in the appendix on page 146.
Like for radio transceiver explorationmodules, it is possible to connect almost arbitrary sensing
exploration modules to the Hyperion board and measure their power consumption too.
e design space exploration platform has been targeted at advanced sensor nodes (see page
67 for a denition). A camera tracking application has been chosen as a central application
theme (see page 65 ). erefore a sensor exploration module with an image sensor has been
interfacedwith theHyperion board.e experimentswith the camera explorationmodule have
shown that non-trivial sensors with high data rates can be successfully handled by the platform.
More information about the image sensor exploration module can be found in the appendix
on page 146.
A detailed table which compares the hardware driven design space exploration platform and
standard sensor nodes can be found on page 167 - also in the appendix.
e computational domain which has been outlined on page 75 et seq. also includes memo-
ries. An important point which had been made is that almost all operations require access to
some form of memory. It is obvious that memory access optimizations are crucial to the power
eciency of microarchitectural design.
e following section covers the memory exploration moduleeia which has been designed
to facilitate the design space exploration of dierent memory types in advanced sensor nodes.
5.2.2 Hardware Architecture of theMemory ExplorationModule
e design space of memories belongs to the computational domain (see page 73 for an over-
view of the domains) which is besides the communication domain, in the focus of this thesis.
us the computational domain encompasses processing elements (e.g. processors) and mem-
ories.e processing elements are handled by the programmable logic of Hyperion which has
been introduced in the previous section.
eeiamemory exploration module (for advanced sensor nodes) holds multiple memories
and features a programmable wiring fabric to connect them.
e architectural diagram of the memory exploration moduleeia is shown in Figure 5.4.
Two versions have been built. ey have been equipped with dierent memory types. e
schematics and other material related toeia can be found in the appendix on page 158 et seq.
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Figure 5.4:e gure shows theeia memory exploration module. eia can be equipped
with three dierent memory types depending on the number of control-, bus- and
address-lines. Two versions with dierent memory types have been built.ey have
MRAM, FRAM, NOR-FLASH and low-power SRAM (see the appendix on page
158).e memories are connected to a central programmable wiring fabric.is al-
lows the designer to evaluate dierent wiring topologies without a chip or board re-
spin. eia has on-board circuitry to support on-board and o-board power mea-
surement with laboratory equipment. e power supply is on-board so thateia
can be used with arbitrary motherboards - not only Hyperion. Some of the memo-
ries can be powered down with o-chip switches if comparable performing switches
are not available in the memory chip itself.
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Aeia memory explorationmodule can hold up to three dierent memory types.e focus is
on (upcoming) non-volatile memory types like FRAM, MRAM and (high density) NOR-Flash
since those can be selectively powered-down in a sensor node to save power. Some memories
can be switched o with external power switches if no adequate internal switches are available.
In order to quantify the power savingseia has support for on-board and o-board power
measurements.e o-board powermeasurements are carried outwith professional laboratory
equipment. e on-board power measurement allow the motherboard to monitor the power
consumption in real time and may be used to design adaptive memory scheduling algorithms.
e in- and out-going signals of the memory chips are connected to a central programmable
wiring fabric which in turn is connected to the external connector. is exibility allows the
designer to realize dierent topologies within seconds instead of months, needed to re-spin a
new board.
All memories can be powered-down and -up at run time which is especially interesting if non-
volatile memories are used. Since the signals may oat if a memory chip is powered down it is
advisable to consider this in the design of the wiring topology.
A limitation of the programmable wiring fabric is that its electric properties do notmatch those
of a custom chip or circuit board wiring. Since the programmable wiring chip consumes very
little power it is imaginable that it is used in a real sensor node as well.
If this is undesirable then the results of dierent designs can either be compared relatively
against each other or they must be scaled. Latter requires that real chips are built and mea-
sured against the programmable wiring fabric so that the scaling model can be parametrized
correctly.
e power consumption of the programmable wiring fabric could also be assumed as constant
due to its simple structure.
Compared to the memories the power consumption of the wiring is easier to model. e
memory chips oen have multiple power states and complex protocols which cause varying
power consumption depending on the prior state and last recently issued command. Especially
FLASH-memories tend to have very complex logic to handle wear and tear in a transparent
way.
Last but not least, the designer may also choose to translate the wiring design into a SPICE-
model and simulate it for dierent technologies.
A discussion of the design space which can be explored with theeia module and references
to examples from the related work can be found on page 76.
e key idea behindeia is that the dierent characteristics of the memory chips (e.g. latency,
bandwidth and power consumption) arematched with the data access patterns exhibited at run
time. For sensor networks a common pattern which could be exploited is duty cycling where a
sensor node is idle most of the time and wakes up infrequently for short bursts of activities.
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5.2.3 Power Measurement
Hyperion (a.k.a. hardware driven design space exploration platform) is shown on page 93 in
Figure 5.3. A distinguishing feature of Hyperion is the extensive support for power measure-
ment.e platform canmeasure the average power consumption of every attached exploration
module as well as major on-board hardware components.
Additionally, the power consumption of the programmable hardware fabric can be measured
with clock cycle accuracy.is allows deep insights into the sensor node system-on-chip (SoC)
under evaluation.
e following sections introduce the power measurement setup and cover the important as-
pects of average- and cycle accurate power measurements in depth. First - however - a few
mathematical underpinnings:
5.2.4 Deviations and Repeatability of Power Measurements
For measurements it is important to assess their accuracy and ensure repeatability. Two mea-
surement series A and B are assumed signicantly dierent if the dierence of the absolute
averages x¯A and x¯B is bigger then the sum of the average absolute deviations△xA and△xB:
∣x¯A − x¯B∣ >△xA +△xB
where
△ x = σˆ =
¿ÁÁÁÀ n∑i=1(x¯ − xi)2
n − 1 , x¯ = 1n n∑xii=1 (5.1)
are an estimator for the standard deviation (= average absolute deviation) and the average of
the data series respectively.e relative error can be obtained with:
r(x) = △x
x
e variability of the measurements is an indication of the quality of the measurement setup.
5.2.5 The Power Measurement Setup
Figure 5.5 shows the measurement setup which has been developed for the hardware driven
design space exploration platform Hyperion. Besides Hyperion it includes external laboratory
equipment and a PC.
98
5.2 Part I : Hardware driven Design Space Exploration Platform
Figure 5.5:e gure shows the power measurement setup of the hardware driven design space
exploration platformHyperion (= board + explorationmodules).e gray line indi-
cates the boundary between Hyperion and the laboratory measurement equipment.
e average- and cycle accurate power measurement of the computational domain
(=programmable hardware fabric) is shown as an example.e external voltage VS
is regulated down to VD.e supply current ows through R which is the measure-
ment resistor for average power. R2 is for the cycle accurate power measurement
of the programmable fabric. e voltages across the resistors should be measured
dierentially. For example with an oscilloscope. Custom signals from the hardware
fabric or clock signals may be used as triggers.e PC gathers themeasured data for
evaluation. Besides the signal generator the clock can be sourced from an on-board
soldered and socketed oscillator.
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e thick gray line indicates the boundary between Hyperion (upper part) and the environ-
ment. e diagram shows the average- and cycle-accurate power measurement circuitry for
the computational domain. e computational domain is represented by the programmable
hardware fabric chip.
e average power measurement circuitry for the exploration modules is not shown since it is
conceptually similar. ere is no cycle accurate power measurement circuitry for exploration
modules since the measurement circuits must be placed on the same board as the chip - under
evaluation - for fundamental physical reasons.
e source voltageVS is fed into the linear voltage regulator which outputs a lower but stabilized
voltage VD. Preferably, VS is sourced by a battery and not a laboratory power supply. Even
laboratory power supplies oen have noise and and spikes in their output power signal which
they pick up from the grid. A linear voltage regulator - although very inecient - has the
advantage that the output signal is smooth compared to a more ecient switching regulator.
All regulators on Hyperion are linear regulators.
e capacitorC1 stabilizes the voltage by smoothing out supply variations. It is a single capacitor
with roughly 100µF.
R is a measurement resistor6. e voltage across its terminals is proportional to the average
power consumption. Measurement resistors are specialized components which exhibit ex-
tremely small variations over a wide range of currents, frequencies and temperatures.e size
of the measurement resistor depends on the measurement range and the experienced voltages.
ere is an inherent trade-o between the accuracy of the voltage measurement and the unde-
sirable voltage drop caused by the measurement resistor.e measurement resistor should be
at least an order of magnitude smaller than the resistance of the circuit under evaluation. If an
amperemeter is used instead of a less accurate oscilloscope than R can be dimensioned smaller.
Currently, Hyperion uses measurement resistors of 100mΩ .
e capacitor C2 is a low-pass lter and smooths out high frequency noise to prevent measure-
ment errors. e decoupling capacitors C3 to Cn (with n easily bigger than 10 or 20) provide
energy to the chip when it switches and must therefore be placed nearby. eir size is usually
around 100nF. To reduce their resistive losses it is benecial to have many of them in parallel.
Compared to the 100µF capacitor they discharge much quicker and stabilize the supply voltage
even if the chip’s logic switches at high frequencies.
e resistor R2 has been placed directly next to the chip to facilitate cycle accurate power mea-
surements.e supply layers and -traces (= conductor path) have been carefully engineered to
reduce (low pass ltering) capacitances to a minimum and still ensure a stable supply voltage.
e PCB-layout can be found in the appendix on page 154.
For measuring the voltage across R2 it is strictly necessary to use a very high sampling rate
because the signal is not averaged (= low pass ltered) by capacitors. Since the transistors in
a chip switch at frequencies of 500 MHz and higher it is necessary to sample fast enough to
obey the Nyquist–Shannon sampling theorem (= at least twice the signals bandwidth). e
6e Isabellenhuette kindly provided the measurement resistors. http://www.isabellenhuette.de
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Figure 5.6:e schematic diagram helps to illustrate how average power measurements (see
Figure 5.5 on page 99) can be congured on the Hyperion board. It is possible to
assess the power consumption either by current or voltagemeasurement. An ampere
meter can be directly connected to 3 and 4. Alternatively, the voltage drop over a
measurement resistor R can be measured over the connectors 1 and 3 - if 1 and 2 are
connected. A connection of 3 and 4 can be chosen if no measurements are carried
out.
oscilloscope in our laboratory is a mixed signal Agilent MSO6054A which can sample at a rate
of 4 giga samples per second.e cables leading to the Hyperion board are coaxial cables.ey
can carry high frequency signals.
e oscilloscope can either be triggered by the rising/falling clock edge or by custom trigger
signals generated by the sensor node system-on-chip (SoC) which has been loaded into the
programmable hardware fabric.is is a very powerful technique but requires small SoCdesign
changes.
e laboratory PC is connected with the oscilloscope. A custom measurement application
congures the oscilloscope, starts the measurement, downloads the acquired data and pre-
processes it automatically. is allows many measurements to be carried out eciently with
a high condence.
To stretch the switching activities of the programmable logic fabric it is possible to generate
slower clock signals with a signal generator. It is even possible to halt the circuit completely.
e on-board soldered oscillator or socketed oscillator are additional clock sources which may
be used in standalone operation. For example to simplify the measurement setup or when a
eld test is carried out.
One last remark: if the voltages are measured dierentially with an oscilloscope then it is advis-
able to use either a dierential probe. Otherwise special precautions must be taken to prevent
ground loops.
5.2.6 Average Power Measurement
e hardware driven design space exploration platform Hyperion allows the average power of
the programmable hardware fabric and the explorationmodules to bemeasured separately.e
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average power is measured aer the (linear) voltage regulators because the focus of this thesis
is on the computational-, communication- and to a lesser degree on the sensing-domain. It is
not on the power supply domain (see page 92 et seq. and pages 78 . for an outline of the power
supply design space). e power supply system of the Hyperion board has been optimized to
deliver a clean and undistorted power signal at the cost of voltage conversion eciency. Since
Hyperion is a design space exploration platform for sensor nodes and not a deployable sensor
node it has been necessary to make dierent trade-os.
e average power power can be determined by voltage- or current measurement:
Figure 5.6 shows the details. e current can be measured directly. For voltage based power
measurements it is necessary to measure the voltage drop VR over an on-board resistor R.
For the designer it is oen interesting to know howmuch energy a certain period T costs.us
the power P = UI has to be multiplied by T as shown in equation 5.2.e voltage drop caused
by the load (for example an exploration module or the programmable fabric) is calculated and
multiplied by the current through the measurement resistor R.
E = UI ⋅ T = Uucurlyleftudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlymidudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlyright(VD −VR)
Iucurly(VR
R
) ⋅ T (5.2)
All parameters of equation 5.2 are prone to measurement errors. If the inputs are independent
and the errors are suciently small then it is possible to calculate themaximum error of E by:
△E = ∣ ∂E
∂VD
∣∆VD + ∣ ∂E∂VR ∣∆VR + ∣ ∂E∂T ∣∆T + ∣∂E∂R ∣∆R VR>0, VD>0, R>0, T>0==VRT
R
∆VD + T ∣VD − 2VR∣R ∆VR + ∣VDVR −V 2R ∣R ∆T + T ∣VDVR −V 2R ∣R2 ∆R =
VD≫VR≈ T
R
⋅VDVR (∆VDVD + ∆VRVR + ∆TT + ∆RR )
(5.3)
where ∆VD, ∆VR, ∆T and ∆R are the errors of the inputs.
us the relative error is
∆E∣E∣ ≈ ∆VDVD + ∆VRVR + ∆TT + ∆RR (5.4)
the sum of the relative errors of the inputs.
Since the supply voltage over the load has to be stable it must be ensured that the measurement
resistor R (in series with the load) causes only very small voltage drops in relation to the load.
erefore it must be ensured that VD ≫ VR.
A trade o regarding the size of VR has to be made. VR is more dicult to measure the smaller
it gets (= less accurate). But it inuences the load more, the bigger it gets (for CMOS circuits:
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PAvg = α ⋅ V 2D ⋅ CLOAD ⋅ fCLK where α is the number of power consuming transitions per clock
cycle; fCLK depends on VD).
If the load varies a lot between dierent measurements it is advisable to adapt the size of the
resistor R7.
e absolute summands ∣ ∂E∂x i ∣ in Equation 5.3 are all positive and inhibit a cancellation of mea-
surement errors. erefore the (linear) error propagation tends to overestimate the measure-
ment uncertainty - unless some errors vary considerably in size compared to others.is may
be the case if dierent measurement instruments are used for VR or VD for example.
e Gaussian error propagation considers error cancellation and is suitable if the measurement
errors have the same dimension.
e equation for ∆E - if VD and VR are considered - is:
∆E =¿ÁÁÀ( ∂E
∂VD
∆VD)2 + ( ∂E∂VR∆VR)2
=√V 2RT2
R2
∆V 2D + (T ⋅VDR − 2VR ⋅ TR )2 ∆V 2R
VD≫VR ,R>0,T>0≈ T
R
√(VR∆VD)2 + (VD∆VR)2
(5.5)
and with Equation 5.2, we get
∆E
E
VD≫VR≈ ¿ÁÁÀ(∆VD
VD
)2 + (∆VR
VR
)2
us the relative error ∆EE is the square root of the sum of the squares.
5.2.7 Cycle Accurate Power Measurement
e power consumption of the programmable hardware fabric (on the Hyperion board) can
be measured with cycle accuracy. Figure 5.7 shows conceptually the expected outcome. e
purpose of the cycle accurate power measurement has been discussed on page 92. e main
limitation of the programmable hardware fabric is that its structure is dierent from a real
chip and thus the cycle accurate power measurements do not (directly) represent a real chip’s
performance.
However, if a pin-compatible ASIC-chip (based on a previously programmed sensor node SoC)
is manufactured and placed on the Hyperion board then the results are directly usable and
7Plug-able measurement resistors would be desirable.
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Figure 5.7:e gure shows the conceptual wave form which can be expected from cycle ac-
curate power measurements. When the clock edge rises many gates start to switch
which causes a sharp spike. Shortly aerwards the switching activity drops sharply
and attens towards the end of the clock period. If the clock speed is reduced then
the at line is extended. On the other hand if the clock speed is increased continu-
ously then the activities will start to overlap at some point and the circuit will cease
to function properly.e steepness of the spikes depends on the switching speed of
the transistors.
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need not to be scaled. Due to time and cost constrains this has not been done. Nevertheless,
experimentalmeasurements based on the programmable hardware fabric are sucient to prove
the performance of the measurement setup itself. is has been a major reason to include
circuitry for cycle accurate power measurements on the board.
e various pros and cons of resistor- and capacitor based cycle accurate power measurements
can be found in the related work on page 103 et seq. For Hyperion a resistor based power
measurement has been chosen since it is more robust and allows the complete wave-form of a
cycle to be captured. e capacitor based methods can “only” calculate the consumed energy
per cycle.
To acquire the wave form a digital oscilloscope with a sampling rate of 4 GS/s and 8 bit A/D
resolution is sucient. At this data rate only a short period of time can be captured.erefore,
it is important to trigger the measurement precisely. is can either be done on the rising- or
falling edge, or with custom trigger signals generated by the sensor node system-on-chip. Latter
is much more exible and the preferred method.
For technical reason it is necessary that the trigger res shortly before the region of interest to
allow the oscilloscope to settle in and prepare the acquisition. Otherwise, the acquired wave
form may suer from articial distortions.
Obviously, the additional trigger signals requiremodications to the original design.e signal
additions should not impact the power measurements signicantly because the triggers do not
re oen. Usually only once per acquisition.e required logic should also be relatively small
unless an excessive number of trigger signals is generated or the measured hardware design is
trivial.
e voltage across the measurement resistor R2 (Figure 5.5) is measured dierentially. e
shielded coaxial cable is directly soldered onto the board to avoid signal reections and ltering
eects caused by connectors.
e clock signal for the logic is sourced from an external clock generator over coaxial cable to
avoid the chip internal clock generation. Latter causes too much noise on the power rails and
must therefore be avoided.
Unlike R, R2 is physically close to the programmable hardware fabric chip and there are no
(decoupling) capacitors in between the two. Even the layer capacitances have been removed to
avoid low-pass ltering. Tominimize supply voltage uctuations and ensure accurate measure-
ment it had been necessary to invest a lot of engineering eort into the design of the Hyperion
board.e interested reader can nd the PCB-layout and schematic diagrams in the appendix
on page 145.
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5.3 Part II : Software driven Design Space Exploration
Platform
e soware driven design space exploration platform Sensim realizes the full-system simu-
lation and exploration of wireless sensor networks. It consists of two major components: the
full-system simulator and the energy estimator.
e rst section locates the two components within the design ow. Like in the hardware driven
design space exploration platform amajor goal has been the assessment of the power consump-
tion of a wireless sensor network.
e design ow is extensible.erefore, it is possible to integrate 3rd-party products.
Aer the design ow the (full-system) simulator architecture is introduced.e simulator can
also be broken into two components: the congurable sensor node system-on-chip (SoC) -
simulator and the environment simulator.
e SoC-simulator simulates all aspects of a sensor node (computation-, sensing- and power-
supply-domain - for the design space domains, please see pages 73 ) whereas the environment
simulator e.g. models the radio communication in accordance to (exchangeable) error models
(= communication domain).
In the last section the capabilities of energy estimator are laid out.e energy estimator analyses
the simulation traces generated by the full-system simulator. A novel feature of the energy
estimator is the energy break-down into user-dened categories, like routing or compression
for example. Categories span both: hard- and soware components of a sensor node platform.
5.3.1 A Flexible and Extensible Exploration Design Flow
e soware driven design space exploration platform Sensim has been designed to obtain
insights into the power consumption of wireless sensor networks. Since power consumption
is the crucial metric it is important to understand where the design has potential for further
optimizations.
A single analysis tool cannot provide all imaginable information or outdo every previously ex-
isting tool.erefore, the design ow and Sensim itself is modular and extensible.
Certain aspects of performance evaluation are inecient or challenging to model accurately in
simulation and are better explored on the hardware driven design space exploration platform
Hyperion. For everything else the soware driven design space exploration platform provides
a exible exploration environment.
Figure 5.8 visualizes the design ow. e two Sensim components for full-system simulation
and energy estimation are shown in the lower right part. Together they form Sensim. On the
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Figure 5.8:e gure shows the design ow of the soware driven design space exploration
platform Sensim. Sensim consists of two components: the simulator and energy
estimator. 3d-party simulation/estimation platforms can also be integrated (e.g.
Orinoco for on-chip communication).e sensor node SoC-architecture specica-
tion is necessary to generate architecture dependent source and conguration les
for simulation and system construction. e environment data inputs for the sim-
ulator may be synthetic or derived from the hardware driven platform by measure-
ment e.g. During simulation a number of selectable traces are generated and can
be fed into the energy estimator to obtain a power break-down by categories. e
hardware power-models can be re-parametrized and the estimator re-run to carry
out what-if-analyses without restarting the (time consuming) simulation.
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lower le a 3rd-party simulation and estimation tool (called Orinoco8) is shown. Orinoco is a
good example of how an existing exploration tool can be integrated into the design ow.
e starting point for the hardware simulation is a system-on-chip (SoC) architecture speci-
cation.e network (topology) and environmental settings (channel- and senor data e.g.) are
direct simulator inputs. Sensor data can either be synthetic or pre-recorded. e sensor data
may have been derived from experiments with the hardware driven design space exploration
platform which uses real hardware components.
e SoC-architecture specication is required to generate architecture specic source- and
conguration les. It contains information about the number and kind of processing ele-
ments, memories, radio transceivers and peripherals but also how they are interconnected and
parametrized. For connectivity buses, bridges and/or switches e.g. may be chosen.
A custom application- and system binary is compiled for the specied architecture. e ob-
tained binary will be identical on the soware- and hardware driven design space exploration
platform as well as on the real sensor node.
e full-system simulator uses the SoC-architecture specication to instantiate and parametrize
the hardware simulation models.
e SoC-architecture specication is also necessary for the construction of cycle accurate hard-
ware models (on-chip buses e.g.) which may be used with the hardware driven design space
exploration platform or 3rd-party simulators like the aforementioned Orinoco.
Once the application- and system-soware has been constructed and information about the
environment is available the simulation of the wireless sensor network can be initiated.
Aer full-system simulation so called simulation traces are available for forthcoming analy-
ses. Examples of commonly generated traces are: memory traces (instruction stream and data
access), hardware activity traces which logs hardware state transitions and on-chip communi-
cation traces. Latter may be fed into Orinoco to analyze on-chip communication power con-
sumption for example.e other traces may be fed into Sensim’s energy estimator.
e energy estimator has power models for various hardware components and determines the
energy taken by each user-dened category (e.g. routing, compression, signal processing).
e break down into categories provides a coherent view on the system power consumption
(see page 111 ).
5.3.2 Software Architecture of the Platform
e main design objective of the Sensim full-system simulator has been to provide a exible
and extensible platform for the soware driven simulation of a wireless sensor network. e
key architectural decisions based on these requirements are the separation of simulation and
8http://www.chipvision.com/
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Figure 5.9:e gure shows the Sensim full-system simulation architecture. e congurable
sensor node simulator instantiates simulated hardware models according to a SoC-
specication.e environment simulator is connected to all sensor node simulators.
e environment simulator models all shared and distributed physical phenomena
(for example the radio channel). Both simulation components: the node- and en-
vironment simulator have a layered architecture.e link layer connects the sensor
node simulators to the environment simulator which synchronizes and coordinates
the network’s simulation from within the simulation control layer.e correspond-
ing layer in the node simulator has managing components for probing and manag-
ing (local) events and (remote) execution control.e top layer holds the simulation
components for hardware- components and environmental phenomena.
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(power)-analyses by using trace les - as well as - the division between node- and environment
simulation.
e architecture of the Sensim simulator is shown in Figure 5.9. For each sensor node a sensor
node simulator is instantiated and connected with the environment simulator.
e sensor node simulator assembles a simulation model according to the architecture SoC-
specication.e simulated hardware components could be processing elements (GPP, DSP),
memories (SRAM, DRAM, Cache), radio transceivers, power supplies (battery) and sensors.
us all elements of the design domains outlined in Chapter 4.
e environment simulator simulates the wireless channel and may be extended to simulate
other distributed (shared) physical phenomena. e simulation component for wireless com-
munication has a simple range and collisionmodel.e challenging design of accurate wireless
communication simulation (pages 37 et seq.) has not been the focus of this thesis. e radio
simulation component may be swapped for a better (and probably slower) simulation compo-
nent if necessary.e proposed method is to use the hardware driven design space exploration
platform whenever realistic radio communication must be part of the assessment.
e node simulator uses functional models of the simulated hardware similar to the Avrora/
AEON simulator which has been introduced in the related work. e hardware peripheral
interfaces are modeled bit accurately and behave according to the state machine specications
in the data sheets. Probes may be inserted to log state changes and events in hardware models.
For common tasks predened probes are available.
For sensors it is possible to read-in prerecorded data if the sensed phenomena need not be
modeled globally.e virtual image sensor - for example -may load images previously acquired
by a real image sensor. e image data could thus come from a camera exploration module
which had been plugged into the hardware driven design space exploration platform.
e radio transceiver model conveys transmitted data to the node simulator which forwards
it to the environment simulator where the transmission propagation is subject to range- and
error constrains imposed by the congured wireless channel. e node database provides the
necessary information (e.g. node locations). e radio transmissions may also be observed at
simulation time and logged.
e sensor node- and environment simulator has a 3-layer architecture:
e bottom layer (“Simulation Link Layer”) realizes the exchange of simulator event- and syn-
chronization messages. Each simulator runs independently on either a dedicated or shared
simulation computer.erefore it is possible to scale the simulation to multiple machines.
e simulation control layer as its name suggests controls the execution of the simulation:
Within the environment simulator the “node database” keeps track of the participating sen-
sor node simulators. e entire simulation is coordinated by the “Controller & Observer ”-
component.
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A novel feature of Sensim which is based on this control component is the concept of network
wide (event-triggered) breakpoints. ey may halt the simulation under certain conditions.
ese conditions may involve events on the network- or node-level. Once halted the node
simulators can be single stepped and their states may be inspected until simulation is resumed.
For repeated experiments it is possible to script the simulation. Usually, sensor networks are
inherently dicult to debug due to their distributed nature and fault modes.
In the node simulator the simulation control layer consists of four managing components.e
probe manager keeps track of the probes which monitor certain events. e event manager
queues up and delivers local- and remote-events. e execution manager controls the simu-
lation of the local hardware components and may be remotely controlled by the participating
-manager. Latter receives commands from the environment simulator controller which coor-
dinates the entire simulation.
e top layer (“simulation layer”) contains the hardware- and environment simulation compo-
nents.
For Sensim, the Avrora/AEON-simulator (pages 43 et seq.) has been a source of inspiration.
Avrora/AEON has been conceived as a scalableMica sensor node simulator (see page 12) at the
University of California, Berkeley.
Sensim borrows the “probes” concept and some low-level utility routines fromAvrora / AEON.
Probes may be attached to the simulator core or simulated hardware components and are acti-
vated when certain events occur.
Some of the analysis components - of this thesis - where rst developed forAvrora and then later
integrated into Sensim to facilitate the exploration of (congurable) sensor node platforms.
5.3.3 Power Estimation
e Sensim full-system simulator records traces which are fed into the Sensim energy estimator
(aer simulation) to obtain a detailed energy break-down (see pages 106 et seq. for the design
ow).us the full-system simulation and energy-analysis are decoupled.
e advantage is that the simulator output (traces) can be analyzed repeatedly with dierently
parametrized hardware power models.What-if -style analyses can then be carried out without
re-running the simulation. Additionally, selected traces can be fed into future analysis tools to
compute custom performance metrics. An example is given on page 125 et seq. A disadvantage
of traces are their storage overhead.
e power within a sensor node is consumed by its hardware components which are ultimately
controlled by soware. An energy break-down into hardware components would not reveal the
energy costs of high-level activities which utilize shared hardware components over extended
periods of time.
erefore, Sensim lets the designer dene categories which represent high level activities. Typ-
ical categories in a sensor network are for example: sensing, signal ltering, compression, net-
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Figure 5.10:e gure illustrates the hierarchical category based energy accounting in Sensim.
Function 1 is marked as category A and invokes function 2 which has no predened
category. erefore it assumes the currently active category A. Function 2 calls
function 3which ismarked as category B.When function 3 returns to function 2 the
active category is restored to A, although function 2 is not marked. e hardware
access by function 2 - prior to calling function 3 - causes hardware H1’s energy to
be accounted to category A until function 5 accesses H1. Besides the user dened
categories A,B and C there is also a special category (“NoCategory”) in cases where
no category is active. For sensor nodes useful categories may be: routing, signal
ltering/compression or sensing.
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work stack, MAC-layer and routing.e Sensim energy estimator uses these or other designer
dened categories in its energy break-down statistics.
e Quanto energy proler (see pages 49 ) uses a similar methodology but does not support
hierarchical energy tracking and has a dierent (tracking) scope.
e hierarchical category based energy break-down in Sensim tracks the energy usage along the
function-call chain of a soware task. Sensim allows the designer tomark soware functions (=
series of processor instructions). When such amarked function is invoked its category becomes
active until the function is nished. In this case it restores the previous category. If a marked
function calls other functions then there are two possibilities:
Either the other function is also marked - in which case its category becomes active - or the
called function is not marked.en the category of the calling function is assumed.
If a thread accesses hardware components (besides the processor(s) it runs on) then the energy
of these hardware components is accounted to the active category as well. is is done until
another category becomes active and accesses the same hardware component(s). Or, if the
hardware component is deactivated. For example due to a timeout.
e category “No Category” is used as a default when no other category is active. For example
directly aer a new task has been spawned.
Figure 5.10 illustrates the category tracking along the call chain with an example.
e power models of the Sensim energy estimator are comparable with those in Avrora/AEON
(see page 43 ).ey usually assume a nite number of hardware states which exhibit a constant
power consumption.e parametersmust be obtained bymeasurement or are subject to design
space exploration experiments. Due to the exible nature of Sensim it is possible to extend or
change the power models without modifying the simulator.
5.4 Summary
is chapter has introduced the exible design space exploration platform for wireless sensor
networks.e platformconsists of two sub platforms: the hardware- and soware driven design
space exploration platform.ey are called Hyperion and Sensim respectively.
Both platforms have focus the assessment of power consumption which is the crucial perfor-
mance metric of wireless sensor networks.ey can explore the computational-, communica-
tion- and sensing domain as dened inChapter 4.e focus in this thesis is on the computation-
and communication domain.
e two complementing platforms are integrated into the design ow.e design ow has two
evaluation paths for design space exploration: hard- or soware driven simulation.
e hardware design space exploration platform Hyperion provides the hardware driven sim-
ulation. Hyperion uses a programmable hardware fabric to simulate the sensor node system-
on-chip (SoC) cycle accurately and in real time. Hyperion can interface with real hardware
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components on exploration modules (= extensible). e Sensim full-system simulator uses
virtual hardware components instead.
e design of Hyperion has been optimized for undistorted power measurements. e plat-
form can measure the average power consumption of each exploration module. e power
consumption of the programmable logic can be measured with cycle accuracy. e applica-
bility and limitations of the cycle accurate power measurement have been discussed in depth.
e power measurement setup for the average- and cycle accurate power measurements has
been presented. As well as the mathematical theory necessary for the evaluation of the mea-
surements.
eeiamemory explorationmodule for advanced sensor nodes is an example for Hyperion’s
extensibility in respect to design space exploration.eia provides access to multiple novel and
upcoming memory types. It allows the designer to match the memory characteristics to the
application requirements. To keep the high standard of exibility it has been equipped with a
programmable wiring fabric.
e exible and extensible soware driven design space exploration platform Sensim comple-
ments the hardware driven platform. Sensim can estimate the energy consumed by a wire-
less sensor network. It is a platform which supports repeatable experiments with many sensor
nodes.e designer may dene arbitrary environmental conditions in simulation. Data which
can be acquired in simulation may be hard to acquire in a real system in some cases.
e Sensim platform has two major components: the Sensim full-system simulator and the
energy estimator.
Due to the exible design ow it is possible to integrate 3rd-party analysis and estimation plat-
forms - if necessary.
e environmental inputs and parameters for the sensor network simulation may be obtained
through the hardware driven platform. Once the system has been constructed according to its
sensor node SoC-architecture specication and when all inputs are compiled, then it is possible
for the simulation to commence.
e Sensim full-system simulator consists of two parts: a sensor node- and environment simu-
lator. Latter simulates shared distributed physical phenomena like radio wave propagation for
example.e environment simulator coordinates the simulation on a network level and oers
rich introspection capabilities.
rough simulation various traces can be obtained andused for subsequent analyses.e traces
contain - for example - information about hardware state changes and memory accesses (in-
struction and data).
e Sensim energy estimator is one consumer of these traces.e estimator has power models
for each hardware component in a sensor node. Hence it can estimate the consumed energy.
e energy break-down provided by the Sensim energy estimator is categorized to account the
energy to specic (high-level) activities.e designer denes the dierent categories (e.g. sens-
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ing, routing, network stack).e hierarchical activity tracking follows the execution of soware
tasks along their call chains.e tracking includes accesses to hardware components.
For validation purposes it is possible to use data which has been acquired with the hardware
driven design space exploration platform.is is a good example for a case where the platforms
complement each other.
Now, that the design space exploration platform (Hyperion plus Sensim) has been dissected and
discussed in great depth, the reader ought to be well prepared for the case studies in following
chapter.
115
A Flexible Design Space Exploration Platform for WSNs
116
6 Case Studies
is chapter introduces several case studies that demonstrate the capabilities of the design space
exploration platform and the design ows conceived in this thesis.
First Plasma, an example for a sensor node system-on-chip (SoC) is introduced. e SoC has
been designed for a camera tracking sensor node since camera tracking had been chosen as
the central application theme. Subsequently, the SoC is used to demonstrate the cycle-accurate
power measurement capabilities of the hardware driven platform.
In the second case study an exemplary, custom metric is integrated into design space explo-
ration platform. e analyzer that computes the metric uses the traces generated by soware
driven design space exploration platform.is case study is a good example for the extensibil-
ity of the design ow and the soware driven design space exploration platform. e custom
metric is applied to twomathematical kernels, in order to demonstrate the usefulness of custom
metrics for sub-design space explorations.
6.1 Hardware driven Platform: A Sample Sensor Node SoC
In this case study a sample wireless sensor node system-on-chip (SoC) is presented. e cy-
cle accurate design targets the hardware driven design space exploration platform Hyperion.
e complementing soware driven design space exploration platform Sensim has a functional
model of the same SoC but is not discussed in this case study.
More specically, this case study introduces a sensor node SoC for a wireless camera tracking
sensor node.is application has been chosen in accordancewith the central application theme
of this thesis which had been introduced in the “System Vision” on page 65 et seq. Based on
this sensor node SoC design the reader may explore alternatives or extend the design.
e SoC design is used to demonstrate the cycle accurate power measurement capabilities of
Hyperion. e designer will be shown what can be expected from power measurements on a
very ne grained level.e discussion of the cycle accurate power measurements - in this case
study applies to all pipelined circuits.
e power measurement methods and the setup have been described in detail on pages 98 et
seq.
Commercially available sensor node prototypes like the Telos, Mica or SunSPOT (see related
work on pages 12 et seq.) have xed hardware circuits and are therefore restricted to soware
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programming.e hardware driven design space exploration platform Hyperion (see pages 92
et seq.) has a programmable hardware fabric and can be re-programmed.us many dierent
sensor node SoC designs can be assessed conveniently without re-spinning a new silicon chip
or board.
Unlike soware simulation the programmable hardware fabric oers real time hardware sim-
ulation and access to physical devices like sensors or radio transceivers.
e following section introduces the camera tracking sensor node SoC.
6.1.1 SoC Architecture of a Camera Sensor Node
A sensor node consists of computational- (memory and processors), communication- (radio
transceiver e.g.), sensing- and power-supply components - see pages 73 et seq. for an overview.
Except for the power-supply components the design space exploration platform Hyperion can
be congured freely.
e main focus - in this thesis - is on the computational- and communication domain.
For computation a 32-bit RISC core is a sensible base processing element in an advanced sen-
sor node. A 32-bit platform has the advantage that it can be massively scaled up in terms of
processing power and memory. Most existing soware components have also been written for
32-bit.
An improved design might add special instructions or accelerator cores for image processing.
In a camera tracking sensor node a signicant amount of image datamust be transferred.ere-
fore, it is advisable to relieve the processor core from data transfers when possible.
Regarding communication, it is possible to interface with arbitrary transceivers on exploration
modules. For the camera tracking sensor node a exible and programmable low-power trans-
ceiver has been chosen.e radio transceiver exploration module is shown in the appendix on
page 146.
e rich design space of radio transceivers has been outlined on page 73 and dissected into
dierent layers on pages 79 et seq.
Asmentioned before, the central application theme is a camera tracking sensor network.ere-
fore an exploration module with image sensor has been included (appendix on page 146).
Image sensors have a relatively high bandwidth compared to more “traditional” sensors which
measure temperature or humidity. us the sensor node must have an adequate memory hi-
erarchy and sucient computational power, so that big chunks of image data can be processed
eciently.
e design space of various sensors and especially image sensors has been illuminated on pages
77 et seq. Important parameters of an image sensor are resolution, color depth and frame rate
for example.
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Figure 6.1:e sensor node system-on-chip (SoC) is a parametrizable MIPS 32-bit core
(www.opencores.org) with custom extensions. e design is loaded from the
PROM into the programmable hardware fabric of the Hyperion platform. e
core has access to internal and external SRAM memory. e RAM, UART, PROM
and CLOCK hardware logic interface with external physical chips. e RAM-
multiplexer allows the external cameramodule to stream image data directly into the
external SRAMwhere it can later be accessed by theMIPS core.ememory- (pages
95 ), camera-, and the radio exploration modules belong to the computational-,
sensing-, and communication domain respectively. Besides the regular logic sig-
nals, the SoC has debug signals to aid cycle accurate power measurements (also see
pages 98 ).
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A comparison table which can be found on page 167 compares the Hyperion based SoC with
the Telos and SunSPOT.
Figure 6.1 shows the hardware architecture of the camera tracking sensor node which has been
realized with Hyperion.e sensor node system-on-chip (SoC) is loaded into the programm-
able hardware fabric.
A customized 32-bit MIPS processor based on the Plasma1 core from OpenCores.org is the
central processing element.e micro-architecture customizations include modied clock sig-
nal generation, PROM boot support, an enlarged memory space, trigger signals, RAM access
multiplexing and an extended peripheral memory map.e core has been congured to have
four pipeline stages. An earlier version of Plasma has a wishbone SoC-interface which is not
shown in the gure.
All peripherals are accessible through a congurable memorymap. Some devices like the radio
transceiver can also generate interrupts.e camera sensor node has a small amount of inter-
nal SRAM memory (16 kb congured - inside the programmable hardware-logic) and a large
external low-power SRAM (3906 kb = 32 MBit).
e RAMmultiplexer allows the camera module to stream digital image data directly into the
SRAMwhere the processor can access it.is customization allows the sensor node to acquire
images much faster.
e clock signal may be sourced from a congurable on-chip clockmanager, a (plugable) oscil-
lator module or an external laboratory signal generator. Measurements can be triggered on the
rising/falling-clock edge or by custom debug signals (see also pages 98 et seq. for an overview
of the measurement setup).
Besides the exploration modules Hyperion has a small set of on-board peripherals: the UART-
USB transceiver, the PROM chip, the plugable oscillator, push buttons and LEDs. e UART-
USB interface allows applications to be uploaded and data to be exchanged between the sensor
node and a controlling PC.e LEDs are useful for status indication and the push buttons are
the only user-interface in eld tests if the UART-USB cable is not attached to a notebook for
example.
e soware stackwhich runs on Plasma is called Senos. Senos has a small kernel with dynamic
task- and memory management. Furthermore, there is a small C- and oating point math-
library available.e tool chain is centered around the ELDK-GNU-C compiler.
In the following subsection the camera node SoC is the subject of cycle accurate power mea-
surements.
1e most recent Plasma core and documentation can be found here http://opencores.org/project,
plasma
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6.1.2 Cycle-Accurate Power Measurement of the Sensor Node SoC
Cycle accurate powermeasurements are one special feature of the hardware driven design space
exploration platform Hyperion. Cycle accurate power measurements allow deep insights into
the micro-architectural power consumption. is case study demonstrates what can be ex-
pected from cycle accurate power measurements and how they can be conducted.
e dierent methods of cycle accurate power measurements have been introduced in the re-
lated work on the pages 103 et seq. Hyperion uses a resistor based approach. Between the power
supply of the programmable hardware fabric and its (power supplying) decoupling capacitors
a measurement resistor is placed. is is a very delicate spot to place a measurement resistor.
erefore a lot of engineering eort went into the electrical design to ensure a functional system
and a high resolution.
e overall measurement setup is shown on the pages 98 et seq.e cycle accurate part can be
found on the pages 103 et seq. where also the conceptual limitations of measuring the power
consumption of programmable logic are discussed.
Basically, themeasurement results cannot be directlymapped to anASICdesign. However, if an
ASIC has been built for validation purposes e.g. then it is possible to plug it into the Hyperion
board and measure it directly2.
Figure 6.2 shows a sequence of 11 instructions executed on theMIPS core inside the programm-
able hardware fabric. e scope screenshot shows the voltage measured across the measure-
ment resistor. e peaks are caused by the 3rd stage of the MIPS core where the opcode is
converted into a 60 bit VLIW instruction which encompasses 92 control- and data-signals. In
addition to these come 32 signals between the register bank and the bus multiplexer, 64 signals
between the bus multiplexer and the pipeline logic as well as a number of other signals.
e programmable hardware fabric is a XC3S400 Spartan-3 FPGA (Field Programmable Gate
Array) from Xilinx. For FPGAs it is not uncommon that the majority of power is consumed
within the wiring fabric [120].
e relationship between signals that toggle and power consumption can also be seen in the
“Immediate Operands” Figure 6.3.e more bits of an immediate ( = xed value encoded into
an instruction) ip the higher the power consumption becomes. For this measurement the
pipeline of the MIPS core was lled with the same instruction. e zero immediate poses as
a reference for the other immediates which were varied for each plot. e register was set to
R0 which is hardwired to zero. us the test application has more control about which bits
get toggled in a cycle by adjusting the immediate values and keeping the opcode constant ( =
encodes the instruction type).
Table 6.1 shows the energy cost of the instruction ADDI ( = add intermediate ) with a lled
pipeline. It can be seen that the energy cost can vary by more than 20% depending on how
many bits change in the immediate value.
2Granted - of course - that the pin-layout and package is the same.
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Figure 6.2:e test program has a loop with 11 instructions.e screenshot of the oscilloscope
shows 11 peaks which repeat: the sequence has two big peaks followed by four small
ones, then one big peak and another four small ones.
Instruction Energy
ADDI $r0 $r0 0x0000 6.50 nJ
ADDI $r0 $r0 0x000F 6.69 nJ
ADDI $r0 $r0 0x00FF 7.13 nJ
ADDI $r0 $r0 0x0FFF 7.76 nJ
ADDI $r0 $r0 0xFFFF 8.36 nJ
Table 6.1: Per instruction energy cost at 2 MHz for a lled pipeline
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Figure 6.3: Both gures show averaged measurement results of cycle accurate power measure-
ments of the MIPS-core. e measurements showcase the time resolution which
can be achieved with the Hyperion platform. e top gure shows that the more
bits get toggled by an immediate operand the more power is consumed. e lower
gure compares the power consumption of dierent ALU-operations.
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e energy cost depends not only on the immediate value as we can see in the second plot
“ALU-Operations” - also in Figure 6.3. is time the immediate values are kept constant but
the opcode is changed.us dierent ALU-operations are performed by the processor (ALU =
Arithmetic Logic Unit). e power consumption diers among the dierent instructions but
the dierences are not so pronounced when compared to the varied immediate values of the
upper plot.
All in all it becomes clear that a simple, xed energy per instruction metric does not model
the real power consumption accurately. A correct model must factor in the pipeline state, the
instruction operands and immediate values.
6.1.3 Discussion of Power Measurement Distortion Sources
When measuring the power with cycle accuracy even seemingly small distortions can have
a strong eects since the measured voltages are small and must be acquired with a very high
frequency to satisfy theNyquist–Shannon sampling theorem (independent of the clock speed!).
It was noticed that the internal clock generation of the programmable hardware fabric (an
FPGA) induces noise on the power rails of the programmable logic.erefore, the clock signal
was supplied by an external laboratory signal generator.
Another signal distortion occurs when a digital trigger signal toggles. In this instant the cap-
tured analog signal is distorted. us trigger signals must be timed slightly ahead of time to
preserve the signal shape of the power supply. Alternatively, dierent measurement equipment
may be worth a test.
A more fundamental problem is that any change of the sensor node SoC requires a new logic
synthesis and mapping which may lead to dierent results.
Either all measurements are performed with one SoC-design or the designer must provide suf-
cient constrains to the CAD-tool in order to prevent drastic layout changes when only minor
design changes have been carried out.
6.1.4 Summary
e reader should remember from this case study that Hyperion can measure the power con-
sumption of a sensor node system-on-chip (SoC) within a clock cycle. Custom digital signals
must be generated by a SoC to trigger and mark important system changes.
Furthermore, it should be remembered that certain logical operations take multiple cycles and
thus a careful power analysis is necessary.
If an ASIC of the sensor node system-on-chip (SoC) is installed on theHyperion board then the
micro-architectural power consumption can be analyzed straight away and a validated power
model can be postulated. Such a validated power model could also be integrated into the so-
ware driven design space exploration platform Sensim.
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6.2 Software driven Platform: A Custom Performance
Metric
is case study explains - by example - how specialized analyses can be integrated into the
design ow. Why they are needed and what they can look like. To guide the design space
exploration a custom metric is rst described, then an algorithm is presented to compute it
eciently. Finally, the metric is applied to two mathematical kernels which concludes this case
study.
6.2.1 Integration of a Specialized Analysis into the Design Flow
Once the power consumption of a wireless sensor network has been assessed with the design
space exploration platform (= Sensim and Hyperion) it may turn out that a few or even one
component stands out.
For a camera tracking sensor network (the central application theme in this thesis) it is likely
that components from the computational domain are among them due to the large amounts of
2-dimensional image data which must be processed in real time. Hence, when a designer has
decided to optimize a specic (computational) hardware component then he will need dedi-
cated analyses and custom metrics to explore the sub-design space.
is case study gives an example of a custom metric for the computational domain (= focus of
this thesis) and how it can be derived using the design space exploration platform.
e design space exploration platform and the accompanying design ow are designed to be
extensible so that they can accommodate customizations.
To facilitate customized exploration the design ow provides standard traces andmeans to gen-
erate custom traces. Once a trace is available it can be fed into external analysis applications to
compute (custom) metrics.
Figure 6.4 shows that the Sensim full-system simulator generates traces which record hardware
activity, data- and instruction memory access and user-dened (custom) traces.
e hardware activity trace can be used to generate a utilization report. A memory access trace
may be fed into a CPU-cache simulator for example. A typical metric computed by a cache
simulator is the miss-rate which can be further broken down into compulsory-, capacity- and
conict misses. Depending on the outcome the designer may choose to change a cache’s asso-
ciativity, size or replacement policy. Without these cache specicmetrics it would be dicult to
guide the optimization of the cache hardware component. A cache is a good example to justify
custom metrics.
Sensim has already a cache simulator and is able to integrate 3rd-party cache simulators as well
(Dinero IV for example).
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Figure 6.4:e traces which are generated by the Sensim simulator may be fed into specialized
analysis components besides the Sensim energy estimator. Examples are memory
access or instruction metric analyses. When Sensim identies hard- and soware-
components of the sensor node which cause a signicant power consumption then
specialized analyses are crucial to obtain component specic performance metrics.
e designer may extend the simulator to acquire custom traces in addition to the
standard traces ( = data access or instruction trace ).
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Besides low latency and highmemory bandwidth it is important that an image processing appli-
cation (→camera tracking sensor network theme) has access to sucient computational power.
erefore this case study focuses on a metric for exploring processing optimizations (= com-
putational domain - see pages 73 et seq. for an overview).
In the “Design Space”-Chapter on page 75 various processing elements were enumerated. Com-
mon processing elements in the embedded domain are digital signal processors (DSP), general
purpose processors (GPP), recongurable computation fabrics (FPGAs - for example) and ap-
plication specic instruction set processors (ASIPs).
ASIP processors have special instructions to accelerate applications of a certain application do-
main. For a sensor node this may encompass instructions for image processing, packet han-
dling, compression and cryptography - not necessarily all in one processor.
A more coarse grained approach would be to integrate dedicated accelerator cores into the sen-
sor node system-on-chip (SoC) . Accelerator cores oen attach to on-chip interconnects - for
example - buses where they can interface autonomously with memory and be shared by multi-
ple (general purpose) processors.
A special instruction is much smaller and less complex than a dedicated accelerator core and
thereforemore generic but less ecient in direct comparison. One distinguishing feature of ac-
celerator cores is that their asynchronous operation- relative to the requesting processor comes
natural whereas ASIPs usually invoke special instructions synchronously and thus block tem-
porarily.
Special instructions must be known to the compiler tool chain to utilize them. Accelerator
cores - especially if interfaced via a shared on-chip interconnect are better invoked by library
calls and scheduled by an operating system.
Independent of the granularity, the challenge is to identify potential instruction sequences
which are worthwhile to be accelerated. us a metric which aids this task would be help-
ful. Such a metric would have to factor in the complexity of the accelerator ( = its cost ) and
its pay o. e hardware complexity could be measured by the number of instructions which
are replaced and the pay o could be based on the frequency the accelerator is used. Obvi-
ously, most instructions are executed within loops.erefore the metric must recognize loops
independent of their static code structure.
6.2.2 The Theory behind the CustomMetric
e proposed instruction trace metric keeps track of a limited instruction window (similar to
high performance processors) in order to constrain the accelerator’s complexity and scope.
Awindow is be lled upwhen it contains n-unique instruction addresses. Instruction addresses
which are repeated in a loop grow a window - granted the loop does not loop over more than
n-dierent instruction addresses. If a window is lled-up then a new window is opened until
the entire instruction trace has been consumed.
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To reect the frequency of the usage the metric has to be proportional to window’s length w.
By limiting the number of dierent instruction addresses to n the complexity of the accelerator
can be constrained.e metric could be formulate as: Metricn = w.
us an innite sequential instruction address trace ( = no loops ) would generate innite
amounts of windows of size n. To compare the metric for dierent values of n it is benecial to
normalize to n which leads to the following metric
Metricn = wn
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
W ⊆ T
w ∶= card{W}
n ∶= card{ki ∶ ki ∈W , ki ≠ k j for j > i , i = 1..card(W)} (6.1)
where T is the instruction address trace set, W the instruction address trace window, w its
length and n the number of unique instruction addresses in the window. us the following
condition holds:
1 ≤ n ≤ w ≤ card(T)
e normalizedmetric (wn ) yields the value 1 for windowswith sequential instruction sequences
independent of n.
Figure 6.5 shows a simple example with a loop. e metrics Metric3 and Metric5 have been
computed. e application’s MIPS assembler source code on the le initializes the register R2
with 8 and decrements the value in a loop (lines 3 to 5).e or $0,$0,$0 instruction is a no-op.
e instruction trace is shown on the right side where the loop is unrolled. e instruction
addresses are shown inside the square brackets and the line numbers on the right.
eMetric3 lls three windows.e rst- and last-one contain sequential sequences of instruc-
tion addresses and have a value of 1. e second window has a length of 23 instructions with
3 unique instruction addresses and has its center at trace position 14.e value of its metric is
7.67 = 233 .
For the Metric5 only one window can be lled.e window contains 25 instructions, 5 unique
instruction addresses and has a metric of 5.2 = 265 .
Many prolers count the number of instructions executed within a function and accumulate
the frequencies throughout the call-graph. is allows the designer to spot hot functions im-
mediately.e instruction trace metric however reveals the precise code ow inside and across
functions.
6.2.3 An Efficient Algorithm to Compute theMetric
Figure 6.6 shows an algorithm to compute the metric from Equation 6.1. e instruction ad-
dress trace is the input (1).
128
6.2 Soware driven Platform: A Custom Performance Metric
Figure 6.5:e gure illustrates how themetric is obtained.e application source code (MIPS
assembly) is shown on the upper le. It runs a simple loop with 8 iterations. e
instruction trace on the right shows the ow of instructions when the instructions
are actually executed. Depending on the metric (Metricn) an instruction window
may not hold more than n unique addresses.e Metric3 and Metric5 are shown in
green and blue.e lengths of the instruction windows are indicated as well as their
centers where the computed metrics are written. Due to the normalization by n a
sequential code ow within a window has always a metric of 1.0.
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Figure 6.6:e instruction trace metric takes a list of instruction addresses as input (1). e
instruction trace window is a variably sized list which holds window_max_addr
unique addresses (2). window_set is a heap which holds each unique address once
as opposed to window. window_start (2) is an index into the input address list.
e algorithm loops (3) over the addresses. Each iteration (5) an address is added
to window and window_set. Latter is only changed if the address had not been
in the set before. If a window becomes full (4) (= window_max_addr unique ele-
ments in the window) then the metric is calculated and a new window is started.
e algorithm outputs a window’s instruction addresses (window), its center index
(=middle) into the input address list (window_center) and the metric (metric).
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In (2) the variable declarations are shown. For a Metricn “window_max_addr” has to be set
accordingly. In the gure it has been set to 3 thus the Metric3 is congured. e instruction
address trace window is dened as a list of instruction addresses.e window set (a heap data
structure) is necessary to determine the number of unique elements - inside a window - withinO(log(w)).
e algorithm loops (3) over the entire instruction trace and adds instruction addresses to the
window until it is full (5).
If a window is full (3) then the metric for the window is computed and a new one is created.
Besides themetric the algorithm also determines the window’s center position within the trace.
e position is helpful when the windows are plotted (see Figure 6.7).
Except for the window set which is a heap data structure all operations within the loop are inO(1). Inserting and nding an element in a heap has a complexity ofO(log(w))wherew is the
window’s length.us the algorithm’s complexity is given by:
n∑
i=1(c ⋅O(1) + 2 ⋅O(log(w))) =
n∑
i=1(O(1) +O(log(w))) ⊆
n∑
i=1O(log(w)) ⊆O( n∑
i=1 log(w)) ⊆O(n ⋅ log(w))
where n corresponds to the length of the instruction address trace ( = card(T)) and should not
be confused with the n of the metrics’s equation on on page 128 which denotes the number of
unique elements inside a window.
6.2.4 Application of theMetric to Mathematical Kernels
e rst example on page 129 (Figure 6.5) is a trivial case to which the metric had been applied
for the sake of comprehensibility. In Figure 6.7 two mathematical kernels (benchmark A and
B)3 with millions of instructions have been analyzed with the metric.
e instruction trace has been plotted against the x-axis.e metric values can be read on the
y-axis.e data points correspond to window center positions.
For the benchmark A it can be seen that a tight loop shortly aer the start spans nine dier-
ent instruction addresses (red peak). e loop is not worth optimizing since it spans only a
3Mandelbrot set and n-body problem.
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Figure 6.7:e two gures show plots for dierent Metricn where n is either 9, 100, 120, 200 or
1200 (= number of unique instruction addresses in an instruction window). Both
benchmarks (A and B) compute mathematical kernels. e x-axis shows the trace
position (≈ time). Each data point represents an instruction window’s center and its
metric (y-axis). For the benchmark A, the n = 200 metric has been plotted against
the right y-axis.e peaks indicate large instruction windows (→ loops with at most
n dierent instruction addresses). In benchmark A, window 1 and 2 (n = 200) span
most of the program’s executed instructions; whereas in benchmark B it is a single
window with 120 ≤ n ≤ 1200. In both benchmarks a tight loop with 9 instructions
can be seen shortly aer the start (red colored peak).
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short range of instructions in the trace. For the Metric100 (green) the main loop ts into 100 in-
structions for up to 400 iterations.e number of loop iterations follow the shape of a concave
function ( f (x) = −x2) which has its cause in the algorithm of the benchmark. If the instruc-
tion window is extended to 200 instructions (Metric200 - blue plot, right y-axis applies) then the
main loop is almost covered completely except for a program phase change between window 1
and window 2.
For the benchmark B a tight loopwith 9 dierent instruction addresses can also be be seen right
aer the start (red peak, Metric9). It is probably a library initialization that both benchmarks
share.e main loop of benchmark B ts into 120 instructions (Metric120). Further increases of
the window size just covermultiple loop iterations and lead to a lowermetric value (Metric1200).
us the benchmark A has a higher loop complexity than the benchmark B.
In Figure 6.8 the total number of instruction address windows is shown on a logarithmic scale
for the benchmark A.e metric has been swept for n = 8..200. It can be seen that the number
ofwindows drops non-linearly by two orders ofmagnitude. Once forMetric50 and again around
Metric120. Unlike in Figure 6.7 it is not possible to see that only two windows of Metric200 span
almost the entire trace (= benchmark run).
6.2.5 Summary
is case study has shown that the design space exploration platform can be extended with
custommetrics. Either by using standard- or custom-traces. Latter can be generated by probes
(see also on page 110 ). e presented metric aids the identication of non-contiguous code
portions which are frequently executed.ese hot spotsmay be turned into special instructions
or accelerator cores ( = computational domain). Custom metrics are necessary to explore the
sub-design space of components which have been found to consume a signicant amount of
power.
e case studies have demonstrated the capabilities of the design space exploration platform.
ey cover the exploration by soware driven simulation and (real time) driven hardware simu-
lation. Latter can interface with real radio transceivers, sensors andmemory chips.is enables
power measurements under realistic conditions which are a essential to guide the exploration
process and to validate the power models.
e following chapter concludes the thesis with a summary and a list of challenges le for future
work.
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Figure 6.8:e gure shows the number of windows for dierentMetricn (see x-axis) - ranging
from 8 to 200.e number of windows drops by two orders of magnitude between
Metric20 (1), Metric50 (2) and at around Metric120 (3). e y-axis has a logarithmic
scale.
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is chapter concludes the thesis with a detailed summary which highlights the major dier-
ences between the state-of-the-art before and aer the conception of the exible design space
exploration platform and its extensible design ow.en the closing remarks section presents
important thoughts surrounding the thesis, wireless sensor networks and their exploration.
Finally, the outlook outlines unexplored aspects of wireless sensor network design space explo-
ration and makes suggestions to advance the eld.
7.1 Summary
Sensor network applications are extremely diverse. As a consequence the aperture, density and
topology of a sensor networkmay vary considerably. Of course the sensor node design depends
also on the application.
To aid the exploration of the vast design space an exploration platform has been conceived.
e platform has a hard- and soware driven part. ey allow designs with real- and virtual
hardware components to be assessed. e designer can start o with a functional model and
rene it to a cycle accurate model. e cycle accurate model has the advantage that it can be
simulated in real time on the hardware driven architecture.e hardware driven platform can
also interface with real hardware components. e power consumption of the real hardware
components can be measured accurately. On the soware driven platform the power can be
estimated with power models.
e design ow allows the soware driven platform to integrate 3rd-party simulation compo-
nents and custom analyzers. In addition to a per hardware component energy break down it is
also possible to perform a category based break-down.e categories are designer dened and
may encompass activities like routing, signal processing or radio communication.
Requirements - Life time and QoS
In sensor networks the functional- and non-functional requirements map either on the node-
or network-level. On the network level the requirements determine physical aspects of the
deployment like density or topology. Good examples of non-physical aspects are algorithms
and protocols of the communication layers like routing or media access control (MAC) . On
the node level the requirements map to hard- and soware components.
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e requirements of each project are more or less unique. e design space exploration plat-
form aids the designer in validating whether the functional- and non-functional requirements
have been met. One of the most important non-functional requirements in sensor networks is
obviously a minimal power consumption.
e design space exploration platform aids the designer in assessing the functional- and non-
functional requirements. Some limitations apply though. It is not possible to determine the
cost, size or weight of the nal design - for example.
e life time of a sensor node or the network as a whole depends on many parameters. Given a
certain statistical distribution of power consumption among the senor nodes and limited energy
resources it is obvious that the network’s performance (QoS) will degrade and eventually fail.
us the requirements and the achieved power eciency ultimately determine the capacity and
cost of the power sources. Since the requirements are application dependent the designer has
only the freedom to improve the power eciency of the design.
Well known platforms like Avrora/AEON and Power-TOSSIM assume a xed hardware plat-
form and can only be used to explore the design space of soware components. The design space
exploration platform conceived in this thesis explicitly supports both.
Design Space of Off-the-Shelve Sensor Nodes
Commercially available sensor node platforms like the Mica, Telos and SunSPOT are concep-
tually simple as we have seen.ey combine o-the-shelve hardware components like micro-
controllers, low power radios and (plugable) sensors.e predominant power sources are still
(re)-chargeable batteries.
e standard hardware components are usually wired on a printed circuit board which is ine-
cient in terms of power (distribution) and signalingwhen compared to a system-on-chip (SoC).
A customization of the hardware architecture is possible with standard hardware components
but constrained. Every change requires also a PCB-board re-spin.
Wireless sensor networks do - maybe even more than other embedded system - benet from
custom hardware architectures. Especially for tasks that fall into the computational- and com-
munication-domain which are in the focus of this thesis.
Sensor Node System-on-Chip (SoC) Design Challenges
Since the current (commercial) development platforms emphasize the exploration of the run-
time changeable aspects and neglect the hardware side very few publications explore custom-
ized architectures for wireless sensor nodes. A few system-on-chip (SoC) designs have already
appeared though:
PicoRadio and Spec are well-known SoC-designs within the community. Unfortunately, they
never seem to have been really used aer the initial laboratory tests and thus few results are
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available. e development of custom silicon is obviously time consuming and very costly.
As a result none of the custom chips has been accessible or even been reproduced by other
researchers to the best of my knowledge.
For comparison: the publication of the Mica and Telos designs which are based on o-the-
shelve hardware components has inspired the creation of many clones. Subsequently many
researchers have used variants of these platforms for their own experiments.
To foster the exploration of wireless sensor network system-on-chip (SoC) designs a exible design
space exploration platform has been conceived in this thesis. e platform uses hardware-in-the
loop simulation with programmable hardware logic and plugable exploration boards as well
as soware simulation to allow the designer to explore the design space without re-spinning a
chip or board.
Since the platform itself is based on standard components it can be re-produced comparatively
easily and spread throughout the community. us custom hardware architectures can now
have a much wider exposure and be scrutinized and extended by other researchers.
is work has therefore the potential to raise the level of research in this area signicantly.
Power Consumption Exploration
Power consumption is the crucial metric for the performance of a wireless sensor network.
erefore the design space exploration platform has been designed to include precise power
measurements of all hardware components.e (average) powermeasurements encompass but
are not limited to: processing elements, memories, sensors, radio transceivers and the external
(serial) interfaces.
In addition to the average powermeasurements it is possible to delve into themicroarchitectural
level where the power consumption of a single clock cycle is measurable. is functionality is
very rarely found and none of the sensor network development platforms have it to the best of my
knowledge.
Besides the power measurement of the real hardware components, it is possible to estimate the
power consumption of virtual hardware components. Power measurements of real hardware
components are necessary to rene and parametrize the powermodels and acquire sensor data.
e (power) assessment and simulation are separated to facilitate extensibilitywithin the design
ow. Custommetrics - for example - can be integrated without breaking the established design
ow.
To the best of my knowledge this design space exploration platform is the rst one with a compre-
hensive and documented design ow.
Another advantage of the separation is that simulation results can be re-evaluated with varied
model parameters and without re-running the entire simulation.
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Radio Exploration Module Radio
Exploration
Module
Telos/SunSPOT
Frequencies [MHz] 300-348 or
400-464 or
800-928
2.4 GHz
Output Power [dBm] -30..10 -25..0
Data Rate [kBaud] 1.2 to 500 250
Modulation 2-FSK, GFSK,
MSK, OOK, ASK
O-QPSK
Figure 7.1:e current radio transceiver (module) of the design space exploration platform is
more exible than the standard transceivers of the Telos and SunSPOT sensor node
platform. A more complete comparison and references can be found on page 167
in the appendix. Since the radio exploration module is plugable there is actually no
limit to what radio transceivers could be interfaced.
us it is possible to carry out what-if style analyses. Avrora/AEON - the closest competitor-
does not have this capability.
An important feature not found in other wireless sensor network simulator platforms is the
ability to track a task’s high-level activities hierarchically1. In the design space exploration plat-
form soware modules can be mapped to designer-dened categories2. Care has been taken to
allow the specication of categories separately from the application logic.is allows dierent
mappings to be applied without introducing breakage (unlike the Quanto proler for example).
Categories are assigned to soware modules but the platform tracks the accessed hardware
components as well.e energy needed to run the soware of a certain category together with
the energy caused by its hardware accesses is combined into the break-down.
Current simulator platforms break down the energy consumption by hardware component. If
a hardware component is shared (for example a processor or a memory) then these simulator
platforms cannot disambiguate the energy usage.
Exploration of Radio Communication
As the discussion of radio- and channel-modeling has shown it is non-trivial to simulate radio
communication credibility. As we know radio waves propagate in a three-dimensional space
where they can be absorbed, reected, experience refraction, diraction and scattering. e
cellular community has advanced models but they must rst be adapted to the special condi-
tions of wireless sensor networks.
1e tracking algorithm follows the call chain of the soware stack.
2Good examples for user-dened categories are routing, packetization, ltering, compression orMAC-layer con-
trol.
138
7.1 Summary
e eort of creating an accurate model should not be underestimated. It involves the radio
transceiver, the antenna, the radio-wave propagation and the terrain of course. e computa-
tional overhead is not non-negligible either.
e design space exploration platform has an additional method of aiding the designer in commu-
nication exploration - it can interface with real radio transceivers.
us the design space exploration platform can be integrated into a real sensor network if re-
alistic network communication must be considered in an assessment.
Currently, the design space exploration platformhas one radio transceiver explorationmodule3.
e radio transceiver is within bounds congurable in many aspects: modulation scheme, data
rate, frequency, packet size, error correction algorithm and frequency - see also Figure 7.1.e
simulated radio model supports simple ranging and is meant as a place holder for external
models.
The Capability to Explore Advanced Sensor Node Designs
A distinction has been made between basic and advanced sensor nodes. Both types of sensor
nodes can be found in the central application theme introduced in this thesis. e central
application theme is a camera tracking sensor network which requires basic sensor nodes for
communication infrastructure purposes and advanced sensor nodes for image acquisition and
processing.ey vary in computational-, communication-, and sensing capabilities.
More resources and capabilities entail a higher component power consumption. Since the
power sources do not scale4 as easily it is important - especially in regard to advanced sensor
nodes - to explore the design space rigorously in order to identify potential optimizations.
e design space exploration platform is powerful enough to explore both types of sensor
nodes. Basic sensor nodes are used in deeply embedded sensor networks. A wide spread as-
sumption is that deeply embedded sensor networks5 are the only likely scenario where sensor
networks are applied since many early and inuential publications had been written under this
assumption. In deeply embedded sensor networks a common optimization goal is to reduce
the sleep mode power consumption. e assumption is that a sensor node is not active most
of its life-time ( = concept of duty cycling ). A typical example would be a sensor node which
measures the temperature every hour and propagates the results infrequently through the net-
work.
In this thesis a wider span has been chosen. For sensor nodes with high performance pro-
cessing-, communication- and sensing-components the design space is much larger and many
trade-os must be explored simultaneously.e quantity of variables involved does not permit
3A photo is shown on page 146 in the appendix.
4Many sensor nodesmust rely on batteries or use some formof energy harvesting if the environmental conditions
allow it.
5Deeply embedded sensor networks are associated with large scale and dense - networks which are composed of
physically small and very constrained sensor - nodes - a.k.a.
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an exploration based on intuition nor is it possible to optimize a single aspect like the power
consumption in sleep mode.
e previously mentioned system-on-chip (SoC) designs PicoRadio and Spec are basic sensor
nodes. ey have been heavily optimized for low-power and -bandwidth radio communica-
tion. A system-on-chip (SoC) for an advanced sensor node would encompass broadband ra-
dio, powerful application processors and a non-trivial memory subsystems. In most research
laboratories it is not possible to realize such designs since the costs for custom silicon is pro-
hibitive6.
e design space exploration platform is the only platform which is capable to explore advanced
sensor nodes to the best of my knowledge.
AMemory ExplorationModule for Advanced Sensor Nodes
e memory exploration module eia7 (for the design space exploration platform) targets
advanced sensor nodes.e dierent memory types on the board vary in power consumption
for standby/active, read/write-accesses, power-on/o transition times and volatility.is allows
the designer to experiment with dierent memory mappings and scheduling algorithms.
e focus is on non-volatile memory types: FRAM8, MRAM9 and NOR-Flash. Since those can
be selectively powered-down to save power.e wiring between the memories can be changed
by uploading a new hardware conguration into the re-programmable wiring fabric.us dif-
ferent topologies can be assessed without re-spinning a new board.
To the best of my knowledgeeia is the rst recongurablememory explorationmodule for sensor
nodes and the only one to support upcoming memory types.
7.2 The Case Studies
In the two case studies various capabilities of the design space exploration platform have been
demonstrated:
In the rst case study a custom sensor node system-on-chip (SoC) design for a camera tracking
sensor node ( = central application theme ) has been introduced. e SoC has control over a
digital image sensor, memory and a radio transceiver among other things. e digital image
data is directly streamed into the main memory where the so-core processor can access the
image data.
6A top-notch mobile SoC in the current technology has roughly a double gure million dollar price tag - not
including the design costs.
7e schematics ofeia and a photo can be found on page 158 et seq.
8Ferroelectric RAM
9Magneto-resistive Random Access Memory
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Hardware Utilization Summary Used Available Utilization
Number of Slices 1871 3584 52%
Number of Slice Flip Flops 743 7168 10%
Number of 4-input LUTs 3798 7168 52%
Number of BRAMs 4 16 25%
Number of GCLKs 5 8 62%
Number of DCMs 1 4 25%
Table 7.1:e table shows the hardware utilization of the programmable hardware fabric when
the camera tracking SoC from the case study is congured. e number of slices
corresponds to logic-gates. BRAM is a on-chip memory resource. GCLK and DCMs
are clock resources. e underlying device is a Xilinx XC3S400. Currently, there are
enough resources to extend the design. If more resources are needed a bigger FPGA
must be used.e XC3S400 is not particularly big.e top-notch chips whichmay be
considered in future revisions can easily be congured with a dozen RISC cores e.g.
Figure 7.1 shows the utilization of the programmable hardware logic when the design is loaded.
ere is sucient room for custom extensions le10.
e SoC is specied in a common hardware specication language (VHDL) and can easily be
changed. Except for area constrains the designer may extend and modify the baseline SoC as
needed.
e case study uses the camera tracking system-on-chip (SoC) to demonstrate the cycle accu-
rate power measurement capabilities. Various instruction patterns of the so-core processor
have proven to exhibit dierent power proles. e designer can use the ndings to optimize
micro-architectural aspects or the compiler code generation.
e second case studies demonstrates an example in which the design ow is extended to com-
pute a custom metric:
Custom metrics help to explore the sub-design space of individual components - for example
the processor.e presentedmetric identies code hot spots of a specied size that do not need
to be contiguous. ese hot spots in turn are candidates for custom hardware accelerators in
a sensor node system on chip (SoC). An ecient algorithm to compute the metric has been
introduced and twomathematical kernels were analyzed to illustrate the results of a non-trivial
example.
7.3 Closing Remarks
e design space exploration platform already coversmany aspects of wireless sensor networks.
e platform and the design ow have been developed with extensibility in mind so that new
10e XC3S400 programmable hardware chip had the biggest logic capacity in a package that our electronics
laboratory could handle.e state-of-the art chips have a manifold capacity.
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Sensim Senos Senos - Core
Physical Source
Lines of Code
29,709 97,389 2,524
Person-Months 84 294 6
Total Estimated
Cost to Develop
(USD)
$950,986 $3,308,088 $71,423
Table 7.2:e estimations in this table have been derived for the soware components of the de-
sign space exploration platform. Sensim is the simulation component which includes
a full-system simulator. Senos is the congurable system soware library which par-
tially includes 3rd-party source code. e Senos core contains the scheduling algo-
rithm among other things.
metrics, power models and hardware components can be integrated in a systematic manner.
e case studies have demonstrated this capability.
e low-level details of the platform are well-documented in various project les which have
been created for this thesis. For the interested readers the schematics and board photographs
of the hardware driven platform have been included in the appendix.
Figure 7.2 shows the development cost- and time estimations for the soware components of the
design space exploration platform alone. e estimations11 are based on the basic COCOMO
model and assume an average salary of roughly USD 56,000/year. e cost of the hardware
development has not been assessed but the bill of materials for the prototype board is around
USD 400 - not including the exploration boards with image sensor and radio transceiver.
I hope that the concepts laid out in this thesis are picked up in future platforms and that explo-
ration and sharing of sensor network system-on-chip (SoC) designs becomesmore wide spread
within the community.
e basic sensor nodes with their limited capabilities have caused many researchers to be hesi-
tant to experimentwith real hardware components. Many retreated to soware simulation only.
Fortunately, the unreected usage of (3rd-party) simulators has been criticized in the commu-
nity. Some members emphasized that results are only credible when they are validated against
the ground truth. My platform has the capabilities to explore and assess advanced- and basic
sensor node designs within a reasonable amount of time.e measurements based on the real
hardware components provide a ground truth.
Besides the conception of the exploration platform and its ows, it has been a special concern of
mine to familiarize the reader with the challenges encountered in simulating radio wave prop-
agation.e cellular community has - as mentioned before - already quite advanced models. It
would be desirable to have simulators of the quality of commercial network planning soware
11e estimations are based on SLOCCount version 2.26.
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which is based on 3D ray-tracing and realistic terrain databases.
7.4 Outlook
e programmable hardware allows almost arbitrary sensor node system-on-chip (SoC) de-
signs to be realized. For communication exploration a congurable radio transceiver is already
available and has been successfully used. Although many parameters can be varied the current
radio transceiver is still not as exible as the programmable hardware fabric is for the system-
on-chip (SoC)-design (see Figure 7.1).
Hence it would be straightforward to extend the hardware driven platform with a soware de-
ned radio exploration module. A soware dened radio - by denition - allows the designer
to control all aspects of signal generation.
Besides signal generation the frequency band plays a major role which is oen underestimated.
e choice of frequency determines the range, susceptibility to interference (WLAN for exam-
ple) and the physical properties of the antenna. Certain frequency ranges lend themselves to
special applications due to their physical properties. If RF-localization - for example - is re-
quired then UWB (ultra-wide band) oers intrinsic advantages over other frequency ranges.
us seemingly unimportant design choices like the frequency band can have a strong impact
on the overall performance. e usage of UWB (ultra-wide band) and similar technologies is
still very limited but has the potential to shape the future of wireless sensor networks.
e focus in this thesis has been on the exploration of the communication and computation
domain. e exploration of the power supply domain has been le for future work. e de-
sign space exploration platform has a xed power supply which has been optimized for highly
accurate power measurements.erefore, the power supply is neither very power ecient nor
adjustable. Nevertheless, it would be an interesting challenge to explore the feasibility of a pro-
grammable and freely adjustable power supply exploration platform. If the current exploration
platform would be complemented with a fully adjustable power supply and a soware dened
radio then all relevant design domains could be assessed together.
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8 Appendix: Hardware Driven Platform
8.1 Hyperion
Hyperion - see Figure 8.1- is the part of the design space exploration platform. A programmable
hardware fabric holds the sensor node’s system-on-chip (SoC) design. For convenience two
low power SRAMs are already on board. Hyperion can be extended with exploration modules
which hold sensors or radio transceivers (see Figure 8.2 and 8.3).
Figure 8.1: Hardware Design Space Exploration Platform Hyperion: - 1st revision (6-layers) -
e Hyperion board has a Spartan-3 FPGA (programmable hardware fabric) at its
lower center. Above it are two low power SRAMs. At the bottom two extension ports
can be seen.e radio transceiver expansion port is in the upper le.e coax plugs
are for clock input and cycle accurate power measurements.
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Figure 8.2: Sensor Exploration Module: a Micron MISOC-360 module. It has a CMOS image
sensor (MT9V111) with a resolution of 640x480 pixels.e sensor is capable of tak-
ing 30 pictures/second.
Figure 8.3: Radio Transceiver Exploration Module: a Texas Instruments CC1100 ultra-low
power radio transceiver. e maximum data rate is 256 kbit/s. Depending on the
board population 300-348 MHz, 400-464 MHz or 800-928 MHz are possible. e
photo shows a 400-464 MHz module. Many parameters are congurable - for ex-
ample various modulation schemes. Furthermore the CC1100 has various power
modes with dierent wake-up times and savings. Due to the high integration only
a few passive components are needed.
8.1.1 Schematics
e gures on the following pages show Hyperion’s schematics (Page 1-7):
146
8.1 Hyperion
Figure 8.4: Hyperion Schematic - Page 1 -e dierent linear voltage regulators are shown as
well as the over- and under-voltage protection circuit.
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Figure 8.5: Hyperion Schematic - Page 2 -e USB/Serial interface is shown.
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Figure 8.6: Hyperion Schematic - Page 3 -e two SRAMs are shown as well as the JTAG- and
PROM-FPGA-interface. Two jumper blocks andmeasurement resistors can be seen
too.
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Figure 8.7: Hyperion Schematic - Page 4 -e I/O-banks of the Spartan-3 FPGA are shown.
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Figure 8.8: Hyperion Schematic - Page 5 - e FPGA’s power supply is shown. Besides the
ground lines the FPGA needs three dierent voltages: VCC_INT, VCC_AUX and
VCCO. VCC_INT is for the the logic fabric, VCC_AUX for conguration and clock
power. VCCO supplies the I/O ports. e decoupling capacitor networks provide
a stable power supply and handle short spikes of power consumption. R17 and R18
are measurement resistors for cycle accurate power measurement. R19-R22 are for
average power measurements.
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Figure 8.9: Hyperion Schematic - Page 6 - 2 GHz ultra low distortion dierential ampliers
are shown. ey have initially been used for cycle accurate power measurements.
e second revision does not use them anymore and interfaces with the laboratory
equipment directly.
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Figure 8.10: Hyperion Schematic - Page 7 -e expansion ports for exploration modules and
the clock sources are shown.e clock can be sourced from an on-board oscillator,
or a socket-ed oscillator or via a coax-plug.
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8.1.2 Layout
e Hyperion board has six-layers.e two ground planes are not shown.
Figure 8.11: Hyperion - Printed Circuit Board - Top Layer
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Figure 8.12: Hyperion - Printed Circuit Board - Inner Layer 1
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Figure 8.13: Hyperion - Printed Circuit Board - Inner Layer 2
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Figure 8.14: Hyperion - Printed Circuit Board - Bottom Layer
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8.2 Theia
eia (see Figure 8.15) is a memory exploration module for Hyperion. It holds up to three dif-
ferent memory types.e focus is on non-volatile memories likeMRAM, FeRAM and FLASH.
eia has its own power supply and measurement circuit so that it can also be used with other
boards besides Hyperion. e connection topology can be re-congured because all three
memories are connected to a re-programmable wiring fabric (a CPLD).
Figure 8.15:eia - e picture shows the rst revision of the memory exploration module
eia. e center chip is a programmable wiring fabric, a CPLD. It connects to
the three memory chips on the top, bottom and right. e external connectors
are shown on the le. e coax plug can be used to source an external clock sig-
nal. eia has on-board power measurement circuitry. Dierently dimensioned
measurement resistors can be selected. Optionally, a on-board A/D-converter can
assess the power consumption. Some memory chips can be powered-down if they
cannot do it by themselves.
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8.2.1 Schematics
Figure 8.16:eia Schematic - Page 1 -e memories are shown.is board version has a Cy-
press low-power SRAM, a Spansion NOR-FLASH and a RAMTRON FRAM.
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Figure 8.17:eia Schematic - Page 2 - Power Measurement:e on-board selectable measure-
ment resistors and the A/D-converter are shown.
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Figure 8.18:eia Schematic - Page 3 - Power Supply - A voltage regulator, a capacitor decou-
pling network and an external power-switch for the MRAM are shown.
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Figure 8.19:eia Schematic - Page 4 - Miscellaneous: e conguration circuitry is shown
(JTAG). Besides the conguration circuitry the clock sources (on-board chip and
coax plug) and status LEDs can be seen.
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8.2.2 Layout
Figure 8.20:eia Printed Circuit Board - Top Layer
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Figure 8.21:eia Printed Circuit Board - Ground Layer
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Figure 8.22:eia Printed Circuit Board - VCC Layer
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Figure 8.23:eia Printed Circuit Board - Bottom Layer
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8.2eia
Sensor Node Type /
Year
Mica
2001
Telos
2004
SunSPOT
2007-2009
Hyperion
2007-2009
(this thesis)
Microcontroller
Type ATmega128 TI-MSP430 ARM-920 Congurable
Frequency [MHz] 8 16 180 Variable
Word Size [Bit] 8 16 32 Variable
ProgramMemory
[kb]
128 48 128 -
RAM [kb] 4 10 16 43
Active Power [mW] 8 3
216
(total node)
58-144
quiescent +
up to 300
dynamic
Sleep Power [µW] 75 15
89
(total node) Not applicable
Wake-Up Time [µs] 180 6 N/A Not applicable
(On-board) Storage
Chip AT45DB041B ST M25P80 S71PL032J40 2xCY62167DV30(see alsoeia)
Size [kb] 512 Flash 1024 Flash 4096 Flash /512 PSRAM 3906 SRAM
Active Power [mW] 45 45 N/A 120
Sleep Power [µW] 30 150 N/A 16
Radio
Chip TR1000 CC2420
CC1100
(plugable)
Data rate [kbps] 40 250 1.2-250
Modulation Type ASK O-QPSK
OOK, ASK,
2-FSK, GFSK,
MSK
Receive Power [mW] 12 38 54
Transmit Power
@ 0 dBm [mW]
36 35 53
max. Range [m] 60 100 200
Expansion and Sensors
Expansion [#pins] 51 16 30 51=16+15+8+12
Integrated Sensors no yes no no
Soware
Typ. Operating
System
TinyOS TinyOS Squawk Java
Virtual Machine
SenOS
Figure 8.24: Sensor node platforms ([61, 106], Sun Spot Developer’s Guide/Owner’s Man-
ual, eSPOT Rev 6.2 Schematics, Datasheets: AT91RM9200, S71PL-J MCPs,
CY62167DV30, CC110, XC3S400, M25P80, Crossbow: TelosB and Mica2)
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